Date of Award

5-2007

Degree Type

Thesis

Degree Name

Master of Science

Major

Computer Engineering

Major Professor

Donald W. Bouldin

Committee Members

Hamar Elhanany, Gregory D. Peterson, Mark A. Buckner

Abstract

iii Abstract The goal to this research was to develop a scheme to optimize a digital filter design using an optimization engine and hardware-accelerated simulation using a Field Programmable Gate Array (FPGA). A parameterizable generic digital filter, which was fully implemented on a prototyping board with a Xilinx Virtex-II Pro xc2vp30-7-ff896 FPGA, was developed using Xilinx System Generator for DSP. The optimization engine, which actually is a random candidate generator that will eventually be replaced by a differential evolution engine, was implemented using MATLAB along with a candidate evaluator and other supporting programs. Automatic hardware co-simulations of 100 candidate filters were performed successfully to demonstrate that this approach is feasible, reliable and efficient for complex systems.

Files over 3MB may be slow to open. For best results, right-click and select "save as..."

Share

COinS