Repository logo
Log In(current)
  1. Home
  2. Colleges & Schools
  3. Graduate School
  4. Doctoral Dissertations
  5. Secure Embedded Computer Design using Emerging Technologies
Details

Secure Embedded Computer Design using Emerging Technologies

Date Issued
December 15, 2019
Author(s)
Majumder, Md Badruddoja
Advisor(s)
Garrett Rose
Additional Advisor(s)
Nicole McFarlane
Jinyuan Sun
Hoon Hwangbo
Permanent URI
https://trace.tennessee.edu/handle/20.500.14382/26996
Abstract

Security is one of the major design criteria for modern computing system. Computing systems are becoming more compact and connected day by day. Due to the large scale connectivity, various security threats are causing failure to confidentiality, integrity, availability and many other basic security criteria. On the other hand, the compact devices used in the embedded computing systems can hardly afford resource hungry security techniques. As improvements in conventional technologies has almost come to a saturation, many emerging technologies are drawing researcher's attention in this regard. This work proposes design techniques using emerging technologies in order to find more comprehensive security solutions for embedded computing system. Two major part of conventional Von-Neuman or Harvard architectures are memory and processing unit which requires individual attention for security against various threats. Chaotic oscillator based logic and RRAM based memory design are explored in this work to mitigate different existing security vulnerabilities with significantly lower overhead. Proposed design techniques are applied in a RISC-V microarchitecture to ensure memory integrity and enhance the security against unauthorized code execution and instruction reverse-engineering based on side channel power attack. Security of the proposed design techniques are found to be at the desired level while consuming a very low overhead as compared to existing mitigation techniques against the same set of vulnerabilities.

Subjects

RISC-V

RRAM

Chaos

Side channel power an...

Security

Memory Integrity

Degree
Doctor of Philosophy
Major
Electrical Engineering
Comments
Part of this document were previously published in IEEE Transaction on VLSI, Hardware Oriented Security and Trust (HOST'17), Asian Hardware Oriented Security and Trust (AsianHOST'16), Great Lake Symposium on VLSI (GLSVLSI'19).
Embargo Date
December 15, 2020
File(s)
Thumbnail Image
Name

utk.ir.td_13031.pdf

Size

2.95 MB

Format

Adobe PDF

Checksum (MD5)

31b095bd0be9fb25e06c24ba3b32e3ac


University Libraries

1015 Volunteer Boulevard
Knoxville, TN 37996
865-974-4351

Map & Directions
Donate to the Libraries
  • About
  • John C. Hodges Society
  • Speaking Volumes magazine
  • Outreach
  • Directory
  • Employment
  • Policies
  • Library Intranet
University of Tennessee power T logo

The University of Tennessee, Knoxville
Knoxville, Tennessee 37996
865-974-1000

Events
A-Z
Apply
Privacy
Map
Directory
Give to UT
Accessibility

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science