Repository logo
Log In(current)
  1. Home
  2. Colleges & Schools
  3. Graduate School
  4. Masters Theses
  5. Testing a multi-chip module containing untested components
Details

Testing a multi-chip module containing untested components

Date Issued
December 1, 1997
Author(s)
York, John W.
Advisor(s)
Donald W. Bouldin
Additional Advisor(s)
Chandra Tan
Permanent URI
https://trace.tennessee.edu/handle/20.500.14382/31875
Abstract

This thesis research involved the testing of two Digital Signal Processor based Multi-Chip Modules which contained untested dies. Testing was performed using a custom-design printed circuit board. The design and development of the PCB were performed using tools produced by Mentor Graphics. Resources on the PCB provided an environment in which to test the MCMs. Results of the testing for both modules indicated that both MCMs were defective. One module's (module A) Vcc and GND terminals were directly shorted, and the other module (module B) had an unexpectedly high power dissipation. The suspected cause of the fault for module A was a defective substrate, while the problem with module B was suspected to be a faulty FPGA die, embedded on the substrate. Discussion of the potential enhancement of testability by using an embedded FPGA is also given.

Degree
Master of Science
Major
Electrical Engineering
File(s)
Thumbnail Image
Name

Thesis97Y64.pdf

Size

3.67 MB

Format

Unknown

Checksum (MD5)

f03a43a64eb5a52be5cf308936bb6af4

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
  • Contact
  • Libraries at University of Tennessee, Knoxville
Repository logo COAR Notify