Repository logo
Log In(current)
  1. Home
  2. Colleges & Schools
  3. Graduate School
  4. Masters Theses
  5. An application specific design of a self-diagnosing encoder counter
Details

An application specific design of a self-diagnosing encoder counter

Date Issued
May 1, 1989
Author(s)
Linehan, Daniel John
Advisor(s)
Donald W. Bouldin
Additional Advisor(s)
James M. Rochell
R. B.
Permanent URI
https://trace.tennessee.edu/handle/20.500.14382/34479
Abstract

Advancements in integrated circuit design and fabrication have provided a means by which more reliable and maintainable electronic equipment can be manufactured with less design effort. An encoder counter (a device often used in machine process control) was designed, fabricated, and tested using these advanced technologies. This Application Specific Integrated Circuit (ASIC) design included a self-diagnosing semicustom controller chip, and two Programmable Logic Devices (PLD's). The semicustom chip was constructed with a schematic capture Computer Aided Design (CAD) program utilizing predefined logic devices (standard cells), and was fabricated through Metal Oxide Semiconductor Implementation Service (MOSIS). A hardware and software interface were also implemented for initial testing purposes. The entire design process was then evaluated with respect to the performance of the CAD tools, and to the reliability and maintainability of the encoder counter.


Reliability was enhanced by at least a factor of two over a more traditional approach using SSI and MSI parts since the increased integration of this ASIC design reduced both the total chip count and the complexity of the printed circuit board layout. The self-diagnosing circuitry improved maintainability by at least a factor of three over a design without such capability since, after a failure has occurred, less troubleshooting time will be required. The CAD tools proved to be effective in reducing the design effort since both the semicustom chip and the PLDs were fully simulated before a hardware commitment was made. However, two limitations, which have since been addressed, were imposed on this ASIC design. First, the semicustom chip had to be built exclusively with small scale circuits since more advanced devices were not yet incorporated in the standard cell library. Second, fundamental-mode sequential circuit techniques could not be utilized due to simulation constraints of the CAD software. Methods have recently been devised to accurately simulate circuits designed with such techniques.

Degree
Master of Science
Major
Electrical Engineering
File(s)
Thumbnail Image
Name

Thesis89L554.pdf

Size

1.7 MB

Format

Unknown

Checksum (MD5)

bac79c6e4a8c9670e532bb95b2f92c06


University Libraries

1015 Volunteer Boulevard
Knoxville, TN 37996
865-974-4351

Map & Directions
Donate to the Libraries
  • About
  • John C. Hodges Society
  • Speaking Volumes magazine
  • Outreach
  • Directory
  • Employment
  • Policies
  • Library Intranet
University of Tennessee power T logo

The University of Tennessee, Knoxville
Knoxville, Tennessee 37996
865-974-1000

Events
A-Z
Apply
Privacy
Map
Directory
Give to UT
Accessibility

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science