Fall 12-1991

An Approach to Microcomputer Architecture with AMD Bit-Slice Components

Joseph Parks

Follow this and additional works at: https://trace.tennessee.edu/utk_chanhonoproj

Recommended Citation
An Approach to Microcomputer Architecture
with AMD Bit-Slice Components

Joe Parks          Allen Trentham

December 5, 1991
Introduction

The primary objective of this project was to expose the student to more intricate digital system design with an emphasis in computer microarchitecture. A microprocessor, with peripherals, was designed to meet all specifications while being able to handle any forthcoming expansion. An extensive instruction set was also developed in order to make the unit useful for a variety of purposes. The original specifications outlined several components. All of these were implemented with a few additions, as indicated.

Communications Bus:
A communications bus with 16-bit data and address buses was constructed. The driving capabilities of the buses were designed so additional components could be added without overloading.

Microprocessor Module:
A 16-bit single address CPU including fetch, execute, reset, and interrupt routines was created. This device allowed for immediate, direct, indirect, extended, indexed, and inherent addressing modes. Means for employing an external stack were also included. Six external interrupt request lines are available for the user.

Memory Modules:
RAM and EPROM modules were designed to allow plenty of room for a variety of different applications. Each module contains 8K words and is addressable at the low and high end of memory, respectively.
I/O Modules:
A variety of memory referenced I/O modules was included in the CPU. Decoding for up to 22 additional units has already been implemented for expendability. The modules include:
1. A 16-bit LED driver for output
2. A 16-bit switch input
3. A 16-bit solid state relay driver
4. A 16-bit general purpose bit-selectable I/O port
5. A dual 12-bit DAC
6. A 12-bit ADC
7. An asynchronous serial communications interface

This report is divided into two parts, hardware and software. The software portion includes all macro and micro instructions while the hardware section deals with the physical devices.
The CPU: A Hardware Description

The central processing unit was designed using AMD bit-slice processor chips. The devices were designed to be used in a way similar to the requirements of this project therefore much of the layout strategy was derived from examples in the data books.

The CPU can essentially be divided into two parts, the computer control unit and the arithmetic/logic unit. The computer control unit's (CCU) primary task is to carry out program execution. All macroinstructions are decoded and executed within this unit. This execution employs an internal memory which contains the control sequences for the entire instruction set. The arithmetic/logic unit (ALU) performs all operations on memory and is completely dependant on the CCU for control. The memory address (MAR) and the memory buffer (MBR) registers are also located within the ALU. These registers are used to transfer data to and from external memory. Both units are connected to the main data bus while only the ALU is connected to the main address bus. This design mandates that all main memory address pointers lie within internal registers in the ALU.

The CCU:

The CCU was designed around six basic components; the microprogram sequencer, the next address control unit, the priority interrupt decoder, the opcode mapping PROM, the microprogram memory, and the pipeline register. Each of these parts plays a very active role in the operation of the microprocessor. Reference
The opcode mapping PROM reads a value from the data bus which corresponds to a macroinstruction. The opcodes will be defined in greater detail later in the report. The mapping PROM uses this opcode as an address from which it produces, if selected, a twelve bit word which is entered into the microprogram sequencer. This word is simply the starting address of the microprogram which performs that specific macroinstruction. The output enable of this PROM is regulated by the next address control unit.

The twelve bit address, which could have originated in the opcode mapping PROM, is channeled through the microprogram sequencer. This sequencer is composed of three Am2911 devices cascaded together. The 2911 was designed specifically for allowing multiple way branching within the microprogram. The sequencer can select between four possible addresses. These addresses include direct inputs from an external source, a four word deep stack, an internal address register which may contain a previous address entered from the direct inputs, and an internal program counter which contains the last address incremented by one. The 2911 selects one of these four addresses through a 4-1 multiplexer which is controlled externally by $S_0$ and $S_1$. Operations on the internal stack are performed by the $FE^*$ and PUP control lines. These operations include pushing and popping item to the stack. All four of these control lines are connected to the next address control unit. Table 1 illustrates the effects of these control lines. An
additional control line, RE*, enables the internal address register to latch the value present on the direct address lines. This latch occurs at the LOW to HIGH transition of the system clock. The RE* control line is connected to the pipeline register.

Table 1.

<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>microprogram counter (uPC)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>address/ holding register (AR)</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>read from stack (F)</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>direct inputs (D)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>FE*</th>
<th>PUP</th>
<th>STACK OPERATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>pop stack (decrement pointer)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>increment stack pointer and push current address onto stack</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
<td>no change</td>
</tr>
</tbody>
</table>

The address which is present at the output of the 2911 is fed directly into the microprogram memory. The microprogram memory is 4K ROM memory with an output word which is 73 bits wide. All of the control sequences for each of the microprocessor's operations are stored here. This memory is always engaged and its output is connected directly to the pipeline register.

The pipeline register is nothing more than a series of D-type flip flops. When clocked (low to high transition), the output of the microprogram memory is latched and becomes the output of the
pipeline. Twelve bits of the pipeline are designated as the branch address. These lines connect back to the direct inputs of the 2911. To avoid any bus contention with the opcode mapping PROM, a three state buffer with an external output enable is connected to these twelve bits. The pipeline output enable signal originates from the next address control unit. The pipeline also has an external clear line. As a power-up consideration, this clear line is connected to a non-inverting Schmitt trigger with a simple R-C network as its input which forces the pipeline register low during reset. This has the effect of initializing the machine to a known state which starts the microprogram at the desired location (address zero). The outputs of the pipeline directly correspond to all of the control lines used by the entire microprocessor. Table 2 introduces the pipeline register. The control lines will all be covered in further detail later in the report.

<table>
<thead>
<tr>
<th>BITS</th>
<th>CONTROL NAME</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 11</td>
<td>A₀ - A₁₁</td>
<td>branch address</td>
</tr>
<tr>
<td>12 - 15</td>
<td>I₀ - I₃</td>
<td>instruction set for Am29811</td>
</tr>
<tr>
<td>16 - 18</td>
<td>I₀ - I₂</td>
<td>condition code mux select</td>
</tr>
<tr>
<td>19</td>
<td>pol</td>
<td>polarity control (0-pass, 1-invert)</td>
</tr>
<tr>
<td>20 - 23</td>
<td>I₀ - I₃</td>
<td>instruction set for Am2914</td>
</tr>
<tr>
<td>24</td>
<td>Iₑ*</td>
<td>Am2914 instruction enable (low when reading instruction)</td>
</tr>
<tr>
<td>25</td>
<td>Eₙ</td>
<td>interrupt vector PROM enable</td>
</tr>
<tr>
<td>26</td>
<td>RE*</td>
<td>register enable for Am2911</td>
</tr>
<tr>
<td>BITS</td>
<td>CONTROL NAME</td>
<td>DESCRIPTION</td>
</tr>
<tr>
<td>------</td>
<td>--------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 27   | IME*         | internal memory enable  
(only used during power-up) |
| 28   | EME          | external memory enable  
(for normal memory addressing) |
| 29   | R/W*         | read/write control line for memory |
| 30   | MAR          | memory address register enable |
| 31   | RLE*         | MBR receiver latch enable |
| 32   | RE*          | MBR bus enable |
| 33 - 44 | I_0-I_9, I_11-I_12 | instruction set for Am2904  
(I_{10} is connected to I_8 on Am2903) |
| 45   | OE_Y*        | MSR output register enable on Am2904 |
| 46   | CE_M*        | MSR input enable on Am2904 |
| 47   | E_OVR*       | MSR overflow bit enable on Am2904 |
| 48   | E_C*         | MSR carry bit enable on Am2904 |
| 49   | E_N*         | MSR sign bit enable on Am2904 |
| 50   | E_Z*         | MSR zero bit enable on Am2904 |
| 51   | CE_U*        | uSR input enable on Am2904 |
| 52 - 61 | I_0-I_4, I_5a, I_5b, I_6-I_8 | instruction set for Am2903  
(I_5a connects to lower slices  
I_5b connects to upper slices) |
| 62 - 65 | B_0-B_3     | RAM B address lines for Am2903 |
| 66 - 69 | A_0-A_3     | RAM A address lines for Am2903 |
| 70   | OE_Yz*       | output enable for port Y_{0-3} on Am2903 |
| 71   | OE_B*        | RAM or DB port select on Am2903 |
| 72   | E_A*         | RAM or DA port select on Am2903 |
The next address controller (Am29811) is an essential part of the microprocessor. This device regulates all of the control lines to the 2911s and to the pipeline and mapping PROM. Control of the 29811 comes from two sources, the pipeline and a condition test bit. Four control lines (I₀ – I₃) originating from the pipeline provide sixteen different instructions. Some of these instructions are never used because an internal event counter wasn’t implemented in this design and many of these instructions are conditional meaning that the test bit is monitored. Table 3 illustrates the available instructions for the 29811. An 8-1 multiplexer, in addition to a polarity control gate, regulates which source will become the test input. The possible test lines include an IRQ request from the priority interrupt controller, a condition set by the status control unit (in the ALU), a non-maskable interrupt, and a logic low or high. There are still four additional test lines available for future expansion. Table 4 shows the control of the test input line.

Table 3

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>INPUTS</th>
<th>NEXT ADDR</th>
<th>FILE</th>
<th>MAPE*</th>
<th>PIPE*</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I₃ I₂ I₁ I₀</td>
<td>S₁ S₀</td>
<td>FE*</td>
<td>PUP</td>
<td></td>
</tr>
<tr>
<td>jump zero</td>
<td>L L L L</td>
<td>H H</td>
<td>H H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>conditional</td>
<td>L L L H</td>
<td>H H</td>
<td>H H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>jump to sub-routine</td>
<td>L L L H</td>
<td>H H</td>
<td>L H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>jump to mapping</td>
<td>L L H L</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>PROM output</td>
<td>L L H L</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>
### Table 3 cont.

<table>
<thead>
<tr>
<th>FUNCTION</th>
<th>INPUTS</th>
<th>NEXT ADDR</th>
<th>FILE</th>
<th>MAPE*</th>
<th>PIPE*</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I₃ I₂ I₁ I₀ TEST S₁ S₀ FE* PUP</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>cond jump addr. in pipeline</td>
<td>L L H H L</td>
<td>L L H H H</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
</tr>
<tr>
<td>jump to subroutine addr. in AR or addr in pipeline</td>
<td>L H L H L</td>
<td>L H L H H</td>
<td>H H</td>
<td>L H</td>
<td>L</td>
</tr>
<tr>
<td>cond jump to vector in PL</td>
<td>L H H L L</td>
<td>L L H H H</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
</tr>
<tr>
<td>jump to addr in AR or addr in pipeline</td>
<td>L H H H L</td>
<td>L H H H H</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
</tr>
<tr>
<td>cond. return from subroutine</td>
<td>H L H L L</td>
<td>L L H H L</td>
<td>H H</td>
<td>L H</td>
<td>L</td>
</tr>
<tr>
<td>cond. jump to pipeline and pop stack</td>
<td>H L H H L</td>
<td>L L H H H</td>
<td>H H</td>
<td>L H</td>
<td>L</td>
</tr>
<tr>
<td>continue to next address</td>
<td>H H H L L</td>
<td>L L H H H</td>
<td>H H</td>
<td>L H</td>
<td>L</td>
</tr>
<tr>
<td>jump to addr in pipeline</td>
<td>H H H H L</td>
<td>H H H H H</td>
<td>H H</td>
<td>H H</td>
<td>L</td>
</tr>
</tbody>
</table>

### Table 4

<table>
<thead>
<tr>
<th>I₂ I₁ I₀</th>
<th>TEST OUTPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>L L L</td>
<td>logic zero</td>
</tr>
<tr>
<td>H H H</td>
<td>IRQ from priority interrupt decoder</td>
</tr>
<tr>
<td>H H L</td>
<td>TEST bit from status control unit</td>
</tr>
<tr>
<td>H L H</td>
<td>non-maskable interrupt</td>
</tr>
<tr>
<td>OTHER</td>
<td>open for future expansion</td>
</tr>
</tbody>
</table>
The final component in the CCU is the priority interrupt decoder (Am2914). This device can handle up to eight interrupts, either pulses or levels. Each interrupt line is individually maskable and the chip provides operations for handling the mask or it may be loaded directly from the low order byte of the data bus. An internal status register, which may also be loaded from the data bus, keeps track of the lowest level of interrupt which can drive the IRQ* line. The output of the device is a 3-bit vector which is connected to an interrupt vector ROM. The system interrupts are enabled and disabled by issuing a command to the 2914. Once the interrupts are enabled, all non-masked interrupts will cause the IRQ line, attached to the test bit on the 29811, to be pulled low. This test bit is polled directly before each opcode is fetched to insure prompt interrupt service. If an interrupt is present, the vector output of the 2914 is enabled through control lines on the pipeline. This 3-bit vector is the address of the interrupt vector PROM which produces a 16-bit word onto the data bus. This word is then used by the ALU to fetch the starting location of the interrupt service routine. Once the service routine is completed, the 2914 must be cleared as well as the device which originally caused the interrupt. More details concerning interrupt service, the mask register, and the status register will be discussed in the interrupt service portion of this report. Table 5 lists the possible commands to the 2914.
<table>
<thead>
<tr>
<th>$I_3$</th>
<th>$I_2$</th>
<th>$I_1$</th>
<th>$I_0$</th>
<th>INSTRUCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>clears all interrupts, mask register, status register, and interrupt enable</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>clear all interrupts</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>clear interrupts from M bus data</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>clear interrupts from mask register</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>clear interrupt of last vector read</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>read vector output, inc. status reg.</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>read status register to S bus</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>read mask register to M bus</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>set mask register (all bits)</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>load status register from S bus</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>bit clear mask register from M bus</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>bit set mask register from M bus</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>clear mask register (all bits)</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>disable interrupt request</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>load mask register from M bus</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>enable interrupt request</td>
</tr>
</tbody>
</table>
The ALU:

The ALU and memory control registers are probably the most complex part of the processor. This is true primarily because of the extraordinary control abilities of the status and shift control unit and bit-slice microprocessor device. Reference Diagram 2 during the following discussion.

The heart of the ALU is the actual processor. The Am2903 bit-slice device was selected due to its excellent instruction set and its ability to interface with other devices. Four of these units were cascaded together to form a 16-bit ALU. There are sixteen internal registers within the 2903 which can be accessed by either the B₃ - B₀ or the A₃ - A₀ RAM address inputs. The actual configuration of the internal RAM registers will be discussed in the microprogram section of this report. There are also two external ports from which data may be directly entered from the bus. The DA₀₃ port may be used as an input instead of the register addressed by A₃ - A₀. In this design the DA₀₃ port is used to enter information from the data bus. The Eₐ* control line determines which input is used. When Eₐ* is high, the DA₀₃ port is selected. The DB₀₃ port is a three state input/output port and is connected to the output of the status control unit (lower slice only). Through the use of the OEk* and I₀ control pins, one of three different inputs can be used as the second input to the ALU. Either the register addressed by B₃ - B₀, the inputs from the DB₀₃ port, or an internal "Q" register used by the 2903's special functions can be used as the input. Table 6 is a truth table for
the operand sources. A write enable (WE*) pin is used to reroute the ALU output back to the register addressed by \( A_3 - A_0 \). When this pin is low, the output is written to the RAM address.

<table>
<thead>
<tr>
<th>( E_A^* )</th>
<th>( I_0 )</th>
<th>( OE_B^* )</th>
<th>OPERAND 1</th>
<th>OPERAND 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>RAM @ ( A_3 - A_0 )</td>
<td>RAM @ ( B_3 - B_0 )</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>RAM @ ( A_3 - A_0 )</td>
<td>DB_{0,3}</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>X</td>
<td>RAM @ ( A_3 - A_0 )</td>
<td>Q register</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>DA_{0,3}</td>
<td>RAM @ ( B_3 - B_0 )</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>DA_{0,3}</td>
<td>DB_{0,3}</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>X</td>
<td>DA_{0,3}</td>
<td>Q register</td>
</tr>
</tbody>
</table>

Each of the four chips must be configured to be a least significant slice, an intermediate slice, or a most significant slice. This is done by tying the LSS* and WRITE*/MSS* pins high or low according to Table 7. The WRITE*/MSS* pin must be tied high through a current limiting resistor.

<table>
<thead>
<tr>
<th>SLICE ORDER</th>
<th>LSS*</th>
<th>WRITE*/MSS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>least significant</td>
<td>LOW</td>
<td>becomes write line</td>
</tr>
<tr>
<td>intermediate</td>
<td>HIGH</td>
<td>HIGH</td>
</tr>
<tr>
<td>most significant</td>
<td>HIGH</td>
<td>LOW</td>
</tr>
</tbody>
</table>
The carry generate (G*/N) and the carry propagate (P*/OVR) pins are connected to the look ahead carry generator for all but the most significant slice. For the most significant slice, the sign bit (G*/N) and the overflow indicator (P*/OVR) pins are connected to the status control unit. The zero detect pins (Z) are all wire-ORed together and are also connected to the status control register. The carry-in pin (Cn) pin is connected to the status control unit for the least significant slice and is connected to the look ahead carry unit for the three other slices. The carry-out pin (Cn+4) is only used for the most significant slice where it becomes the carry-out detect. The serial shift inputs and outputs for the ALU and the Q register (SIO0, SIO3, QIO0, QIO3) are cascaded together in between slices and are connected to the shift control unit at the most and least significant slices (see diagram).

Data may be exported from the ALU through the Y0-3 port which is connected to the MAR and the MBR registers. The output drivers for this port are engaged when OEy* is pulled low.

The control lines I0-I4, I5a, I5b, I6-I8 determine which operation is to be performed by the 2903. The two I5 lines allow for sign extension over the upper byte of the ALU. I5a is connected to the lower to slices while I5b is connected to the upper slices. Table 8 introduces the valid ALU operations. All of these will be fully explained when implemented.
Table 8

<table>
<thead>
<tr>
<th>I_8-I_1</th>
<th>OPERATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>LLLLLLLH</td>
<td>F = S - R - 1 + C_n</td>
</tr>
<tr>
<td>LLLLLLHL</td>
<td>F = R - S - 1 + C_n</td>
</tr>
<tr>
<td>LLLLLLHHL</td>
<td>F = R + S + C_n</td>
</tr>
<tr>
<td>LLLLLLHH</td>
<td>F = S + C_n</td>
</tr>
<tr>
<td>LLLLLHLH</td>
<td>F = S* + C_n</td>
</tr>
<tr>
<td>LLLLLHHL</td>
<td>F = R* + C_n</td>
</tr>
<tr>
<td>LLLLLLLL</td>
<td>F_i = LOW</td>
</tr>
<tr>
<td>LLLLLLHLH</td>
<td>F_i = R_i* AND S_i</td>
</tr>
<tr>
<td>LLLLLLHLH</td>
<td>F_i = R_i EXCLUSIVE NOR S_i</td>
</tr>
<tr>
<td>LLLLLLHHH</td>
<td>F_i = R_i EXCLUSIVE OR S_i</td>
</tr>
<tr>
<td>LLLLLHLHL</td>
<td>F_i = R_i AND S_i</td>
</tr>
<tr>
<td>LLLLLHHHL</td>
<td>F_i = R_i NOR S_i</td>
</tr>
<tr>
<td>LLLLLHHHH</td>
<td>F_i = R_i NAND S_i</td>
</tr>
<tr>
<td>LLLLLHHHH</td>
<td>F_i = R_i OR S_i</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>unsigned multiply</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>two's complement multiply</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>increment by one or two</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>sign/magnitude two's complement</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>two's complement multiply (last cycle)</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>single length normalize</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>double length normalize and first divide</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>two's complement divide</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>two's complement correction and remainder</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>arithmetic shift right F to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>logical shift right F to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>arithmetic shift right (F and Q)</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>logical shift right (F and Q), F to RAM</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F, logical shift left Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F, move Q to ALU shifter</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F to RAM, move Q to ALU shifter</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>arithmetic shift left F to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>logical shift left F to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>arithmetic shift left (F and Q), F to RAM</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>logical shift left (F and Q), F to RAM</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F, logical shift left Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>SI0 to Y0 to RAM, hold Q</td>
</tr>
<tr>
<td>LLLLLLLLL</td>
<td>output F to RAM, hold Q</td>
</tr>
</tbody>
</table>

(F and Q are outputs of the ALU and Q shifters. R and S are the inputs to the ALU.)
The Am2904 is used as the status and shift control unit for the processor. This chip monitors the status of the ALU through two internal registers, the machine status register and the micro status register. The zero, carry, overflow, and sign bits are preserved by these registers.

Either, both, or neither of these internal registers can be modified with every ALU operation depending on the instruction and enable lines from the pipeline. For this design, individual microprogram operations will affect the micro status register while the machine status register will indicate the outcome of a macroinstruction. Bits in both of these registers can be modified individually or as a whole. Actual instructions (with CE_u* driven low) allow the micro status register to be modified while specific enable lines from the pipeline (CE_m*, E_c*, E_z*, E_n*, and E_ovr*) allow the machine status register to be altered with one instruction. These registers are modified on the riding edge of the clock.

The I_c, I_n, I_z, and I_ovr lines are connected directly to the condition code output lines of the ALU's most significant slice. These values will be latched into the desired status register with the clock or they may be directed straight to the output mux. Table 9 shows the instructions regarding loading and modifying both the micro and machine status registers.

The Y port is a three state bi-directional port from which the status registers may be written or read depending on the pipeline instruction and the enable lines. This port provides a very simple way to push and pop these registers to and from the stack in the event of an interrupt.
Table 9

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>( I_{5:0} ) (in octal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>reset zero bit on uSR</td>
<td>10</td>
</tr>
<tr>
<td>set zero bit on uSR</td>
<td>11</td>
</tr>
<tr>
<td>reset carry bit on uSR</td>
<td>12</td>
</tr>
<tr>
<td>set carry bit on uSR</td>
<td>13</td>
</tr>
<tr>
<td>reset sign bit on uSR</td>
<td>14</td>
</tr>
<tr>
<td>set sign bit on uSR</td>
<td>15</td>
</tr>
<tr>
<td>reset overflow bit on uSR</td>
<td>16</td>
</tr>
<tr>
<td>set overflow bit on uSR</td>
<td>17</td>
</tr>
<tr>
<td>load MSR to uSR</td>
<td>00</td>
</tr>
<tr>
<td>set uSR and MSR</td>
<td>01</td>
</tr>
<tr>
<td>register swap</td>
<td>02</td>
</tr>
<tr>
<td>reset uSR and MSR</td>
<td>03</td>
</tr>
<tr>
<td>load uSR with overflow retain</td>
<td>06,07</td>
</tr>
<tr>
<td>load uSR with carry invert</td>
<td>30,31,50,51,70,71</td>
</tr>
<tr>
<td>load uSR from ( I_C, I_N, I_Z, I_{OVR} )</td>
<td>4,5,20-27,32-47,52-67,72-77</td>
</tr>
<tr>
<td>load ( Y_C, Y_N, Y_Z, Y_{OVR} ) to MSR</td>
<td>00</td>
</tr>
<tr>
<td>invert MSR</td>
<td>05</td>
</tr>
<tr>
<td>load MSR from ( I_C, I_N, I_Z, I_{OVR} )</td>
<td>06,07,12-27,32-47,52-67,72-77</td>
</tr>
</tbody>
</table>

(\( CE_m^*,\ E_C^*,\ E_z^*,\ E_n^*,\ E_{OVR}^*, \) and \( CE_u^* \) must all be tied low for the full operation to take place. Any non-selected lines will not be affected.)

The Am2904 also has internal testing capabilities. All of the software branch instructions can be tested through the use of this feature. Table 10 shows the proper instruction codes to test for a series of conditions. The outcome of the test is directed
through the CT pin which is connected to the condition code mux mentioned earlier. The condition code mux and the Am29811 require an active high signal to indicate the passing of a test.

Table 10

<table>
<thead>
<tr>
<th>RELATION</th>
<th>I₃₋₀ (in hexadecimal)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>unsigned</td>
</tr>
<tr>
<td>A = B</td>
<td>4</td>
</tr>
<tr>
<td>A &lt;&gt; B</td>
<td>5</td>
</tr>
<tr>
<td>A &gt;= B</td>
<td>A</td>
</tr>
<tr>
<td>A &lt; B</td>
<td>B</td>
</tr>
<tr>
<td>A &gt; B</td>
<td>D</td>
</tr>
<tr>
<td>A &lt;= B</td>
<td>C</td>
</tr>
</tbody>
</table>

The Am2904 also has internal logic for arithmetic shifts and rotates. This logic uses the SIO₀, SIOₙ, QIO₀, QIOₙ pins which are connected to most and least significant slices of the Am2903 shift input and output pins (see Diagram 2). There are thirty-two possible shifting combinations available, Table 11 illustrates some of these.

Table 11

<table>
<thead>
<tr>
<th>I₁₀₋₆</th>
<th>SHIFTING FEATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>HLLLLL</td>
<td>shift RAM and Q left with shift-out of RAM to Mₑ. shift-in = 0 for both registers</td>
</tr>
<tr>
<td>HLHLL</td>
<td>shift RAM and Q left. shift-in of Q = 0 shift-out of Q is shift-in of RAM</td>
</tr>
<tr>
<td>LLLLL</td>
<td>shift RAM and Q right. shift-in of both registers is zero</td>
</tr>
</tbody>
</table>
The last device in the ALU design is the high-speed look-ahead carry generator (Am2902). This device requires only two levels of logic to produce the carries across four Am2903 slices. The only connections to this chip are through the carry-in, the carry generate and the carry propagate lines on the 2903s and the carry-in line from the Am2904.

The MAR, MBR, and Control Bus:

The memory address and the memory buffer registers connect the ALU to any external memory or I/O. Both of these buffers are three state devices and are 16-bits wide. Two Am2920s are used for the MAR. The Am2920 is essentially an octal D-type flip-flop. These devices have transparent latches and new data may be entered into the device as long as the enable line (from the pipeline) and the clock are held low. The inputs to the MAR are connected to the Y0-3 port of the Am2903.

The MBR uses four Am2917 bus transceivers. This transceiver allows for input and output to the data bus. Input to the Am2917
is from the $Y_{0:3}$ port of the Am2903 while output is fed directly into $DA_{3:0}$ port of the same device. Two control lines are used to manage this device, the bus enable $BE^*$ and the receiver latch enable $RLE^*$. When the bus enable and the clock are active, the inputs to the transceiver are driven onto the data bus, otherwise they are high impedance. All data read from or written to the data bus is inverted from the 2903. To counteract this effect, all values are inverted within the ALU before being exported to the data bus. The receiver latch enable allows data from the bus to be passed into the ALU. When the $RLE^*$ and the clock are active, the receivers are transparent. Once the $RLE^*$ is disengaged, the data is latched.

The external control bus consists of three lines, the $R/W^*$, $IME^*$, and the $EME$. The $R/W^*$ is simply a read-write line which activates the selected device's output driver when high. All of the memory and I/O devices are connected to this pin. The $IME^*$ is a special control line active only at RESET and is exclusively connected to the reset PROM's output drivers. When this line is active, the $EME$ line must be disabled in order to avoid bus contention. The $EME$ line enables the external memory and the I/O modules. This is needed in order to prevent accidental memory corruption and possible bus contention with the RESET and interrupt ROM drivers.

External memory:

This processor has a 64K memory space which the RAM, ROM, and I/O share. Figure 1 illustrates a memory map for this processor.
There are 8K words of RAM and EPROM memory. The RAM resides at the bottom of the memory (locations $0000$ to $3FFF$) while the EPROM resides at the top (locations $C000$ to $FFFF$). Per convention, the interrupt vectors are located at the very bottom of the RAM memory. The I/O modules are memory addressable at locations $4000$ to $403E$. Decoding has been provided for up to 32 modules although all of these are not used. Diagram 3 shows the decoding circuit. These enable lines become valid only if the external memory enable from the pipeline is active.

The RAM module is made of two MC6164 8K memories (see Diagram 4). When addressed, both of these units become active with the high byte being addressed by one chip and the low byte addressed by the other. Only one enable line, originating from the decode circuit in Diagram 3, is used since the address and data buses are not multiplexed. The R/W* line determines whether the output drivers or the input latches are to be used. It should be pointed out that the least significant bit is not used in the memory decode and that all memory must be addressed a word at a time beginning with an even byte.

The EPROM module is decoded in the same fashion as the RAM. The memory enable originates in the decode circuit in Diagram 3. A precaution has been added which will prevent the output drivers on the EPROM from being enabled if erroneously written. This will prevent any contention between the MBR and the EPROM. The program enable lines of the EPROM are always disabled. A set of 74LS465 bus drivers were added to the outputs of the EPROMs. Without these drivers, the memory chips would not be able to drive the data bus.
MEMORY AND I/O
DECODE CIRCUIT
Diagram 3.
16K RAM/Eprom Module

Diagram 4.
I/O Modules:

The first I/O module is the 16-bit LED display module which is shown in Diagram 5. This unit is addressed at $4000 and information regarding it can either be written or read. A series of latches and drivers are provided to allow the read-write feature. Each LED is biased at 25mA by a limiting resistor. The 74LS466 is an inverting driver capable of handling this current. The 74LS373 is a transparent latch which accepts data from the bus when the E₀* line and the R/W* line are both low. Information may be read from the unit when E₀* is low while the R/W* line is high.

The second module is an input-only device. The 16-bit switch module is shown in Diagram 6. All of the inputs use single pole-double throw switches which employ a standard debounce circuit. This module is addressed at location $4002. The switches are connected to non-inverting drivers which become active only when the E₁* line is low while the R/W* is high.

The solid state relay module is shown in Diagram 7. This module is identical to the LED module except it is addressed at $4004 and uses the E₂* enable line. Each output of the module drives an opto-coupler which has the effect of isolating the SSR from the processor. The receivers on the opto-couplers are connected to 74LS06 devices which are high voltage open collector drivers. It is the output of the 74LS06 which actually drives the relay. A 0.1uF capacitor is added to the output to reduce AC noise.
16 bit LED Display
(addressable at $40000$)

Diagram 5
16 Bit Switch
Input with
Debounce
(addressable at 84/82)
Diagram 6.
A general purpose, 16-bit input/output port is shown in Diagram 8. Unlike the previous modules, this unit contains two registers, a data register and a data direction register. The data register is a 16-bit D-type flip-flop with a transparent latch. The data direction register is virtually identical to the setup used in the LED module. The output of the data register is driven to the output pin only if the corresponding bit in the data direction register is set. If the bit is clear, the output driver is disabled, indicating an input pin. The data register may be read just like any of the other modules, however, the origin of the information on the line depends on whether it is an input or an output. If the pin is an input, the information is read directly from the input pin, and if the bit is an output, the data is transferred directly from the data register latch. This control is dependant on the status of the data direction register. The data register is addressed at $4006 and the data direction register is located at $4008.

A dual 12-bit digital to analog converter is also attached to the data bus. The Precision Monolithics DAC-8221 was used to interface with the processor. DAC A is located at $400A while DAC B is at $400C. The circuit is shown in Diagram 9 and the DAC's data sheets are attached at the end of the report. This device is a write only unit. The DAC has internal transparent latches which read data from the bus whenever the chip is addressed (line E5* or E6*) and the R/W* line is low. External voltage references and output circuits can be attached to this device for bi- or uni-polar
General Purpose Bit Selectable
16 bit I/O Port

(data register addressable at $4006
(data direction register addressable at $4008)
Precision Monolithics Inc
D/A converter 12 bit DAC
(data sheets included)

Dual 12 bit
D/A converters

(DAC A addressable at $400A$
DAC B addressable at $400C$

Diagram 9
operation. The DAC-8221 has a typical relative accuracy and a differential nonlinearity of 1 LSB.

A twelve bit analog to digital converter has also been included and is present in Diagram 10. The Precision Monolithics ADC-912 was selected for this purpose (data sheets included). Its three state output lines are connected directly to the data bus. This device is addressable at $400E$ and employs the $E_7^*$ enable line. The output of the last conversion is driven to the data bus whenever $E_7^*$ is active and the R/W* line is high. An external 1MHz clock is required for this device. Also, a -5V reference and a -12 to -15 volt supply are required for this chip. Unlike previous modules, this unit can create an interrupt request. The BUSY* line is connected to the priority interrupt decoder and is pulled low whenever a conversion has been requested. A conversion requires 12usec and is initiated whenever the CS* and RD* lines return high. Two 74LS465 non-inverting octal drivers were added at the outputs of the ADC to provide better bus driving capabilities.

The final I/O module is the asynchronous communications interface. Diagrams 11 and 12 illustrate the design of this module. The MC6850 was selected due to its versatility and its programmability. The 6850 is capable of eight or nine bit transmission with optional even or odd parity. The device is double buffered to allow for continuous transmission and receiving. The module is programmable for 9600, 4800, 2400, 1200, 600, and 300 baud. The receiver and transmitter may operate at different
Precision Monolithics Inc.
12 bit A/D converter
(data sheets included)

-5 volt reference
-12 to -15 supply
analog ground

-30pF
1MHz

conversions are initiated by a
read

12 bit A/D
Converter
(addressable at $400E$

Diagram 10.
Motorola Asynchronous Communication Interface Adapter MC6850 (data sheets included)

Asynchronous Communications Interface

- Transmit data register (write only) addressable at $6400E$
- Receive data register (read only) addressable at $8466E$
- Control register (write only) addressable at $5401E$
- Status register (read only) addressable at $5401E$

Diagram II
Diagram 12

Programmable Baug Rate Selector for Asynchronous Communication Interface (addressable at $4012$)
rates. The baud rate selector is addressable at $4012$ and the baud rate settings are shown in Table 12. The transmitter baud rate is the lowest three bits, while the receiver baud rate is in bit locations 4, 5, and 6.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>BAUD RATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>9600</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>4800</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>2400</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>1200</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>600</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>300</td>
</tr>
</tbody>
</table>

The UART itself contains four internal registers two of which are read only while the other two are write only. The transmit/receive register is located at $400E$ while the control/status register is located at $4010$. This module is also able to create an interrupt request. The interrupt line is attached to the priority interrupt decoder. An Am2947 bi-directional bus transceiver was connected between the UART and the data bus. The CS* and R/W* control lines of the UART determine which direction the bus will drive. The transceiver outputs are three state when not in use. This addition greatly improves the module's ability to drive the bus.
Reset:

An internal 32 word ROM has been provided for RESET. This memory contains some initial values that need to be loaded into the ALU at power-up and is shown in Diagram 13. When the processor recovers from a RESET, it will initialize itself by loading the 16 ALU RAM registers with the contents of the first 16 words of this internal ROM. By doing this, all of the constants and masks needed for operations can be completely internal to the device and the EPROM will not need to be programmed with this information. The internal ROM is only active when the IME* line is held low. By doing this, the external and internal memories will not conflict. The internal memory enable is a different polarity than the external and interrupt vector ROM enables, therefore, when the pipeline register is initially cleared, there will not be any bus contention.

The clock:

The processor utilizes an Am2925 two phased internal clock. The entire CCU operates on one cycle while the ALU, MBR, and MAR operate on the other.

The Am2911, Am2914, and the pipeline are connected to the first clock phase. Since all of these devices have transparent, active low clocks, the pipeline does not need to be clocked separately from the rest of the CCU. The CCU clock will drive high before the ALU is activated. This is essential since the next address controller is not synchronized by the clock. If the state of the 29811 were to change while the clock was low, the
32-word Internal

ROM used during RESET

Diagram 13
Internal Multi-phased Clock

Diagram 14,
microprogram state may accidentally be skipped and the macroinstruction would fail.

The Am2903s, Am2904, Am2917, and the AM2920 are all connected to the second clock phase. By the time this phase becomes active, the pipeline should be set to implement the next microinstruction. The MBR and the MAR are transparent while the internal latches within the ALU and the status control register change with the low-to-high transition of the clock. This should not create any problems since this phase is also active low.

The actual clock speed is indeterminate due to the lack of information regarding the capacitance on the buses. This value would need to be determined when the circuit was realized. Finally, the clock is set in a free running mode without allowing for any wait states or internal clock halts (cycle stretches).

Bus constraints:

Some considerations have been made regarding static bus conditions. Table 13 lists every device attached to the data bus with their respective sink and source currents. The lowest source current must be greater than the sum of the high-level high-impedance leakage currents in order for the bus to operate properly. This also holds true for sink currents and low-level leakage currents.
### Table 13

<table>
<thead>
<tr>
<th>DEVICE</th>
<th>IoH</th>
<th>IoL</th>
<th>IoZH</th>
<th>IoZL</th>
</tr>
</thead>
<tbody>
<tr>
<td>IR (74LS373)</td>
<td>---</td>
<td>---</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>MBR (Am2917)</td>
<td>20m</td>
<td>48m</td>
<td>50u</td>
<td>200u</td>
</tr>
<tr>
<td>LED module (74LS373)</td>
<td>---</td>
<td>---</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>(74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>Switch module (74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>ADC module (74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>DAC module (DAC-8221)</td>
<td>---</td>
<td>---</td>
<td>10u</td>
<td>10u</td>
</tr>
<tr>
<td>UART module (Am2947)</td>
<td>10m</td>
<td>40m</td>
<td>200u</td>
<td>200u</td>
</tr>
<tr>
<td>SSR module (74LS373)</td>
<td>---</td>
<td>---</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>(74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>Am2914 M bus drivers</td>
<td>2.6m</td>
<td>12m</td>
<td>150u</td>
<td>150u</td>
</tr>
<tr>
<td>RAM module (MC6164)</td>
<td>4m</td>
<td>8m</td>
<td>2u</td>
<td>2u</td>
</tr>
<tr>
<td>EPROM module (74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>general I/O port (74LS373)</td>
<td>---</td>
<td>---</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>(74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>baud rate select (74LS373)</td>
<td>---</td>
<td>---</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td>(74LS465)</td>
<td>2.6m</td>
<td>24m</td>
<td>20u</td>
<td>20u</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td>632u</td>
<td>782u</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

From the given information, it can be seen that the smallest source and sink currents are 4 and 8 milliamps while the largest leakage currents are 632 and 782 microamps. This indicates that the bus is not overloaded and has plenty of room for additional components.

The noise immunity can be calculated by finding the driver voltages at the rated output currents. For the high state, the lowest $V_{OH}$ value is 2.4 volts without any hysteresis. Since the TTL high logic level is 2.0 volts, the noise immunity is 0.4 volts. Similarly, the highest $V_{OL}$ voltage is 0.45 volts which yields a low-level noise immunity of 0.35 volts.
This section discusses the register configuration seen at the macro programming level.

In this design, the registers are integral to the CPU and are not memory addressable. There are two 16-bit accumulators available for mathematical and logical operations. One index register has been provided for indexed addressing operations. The microprogram uses some of the 64K memory for stack operations, so a stack pointer is used to point at the address of the next free word on the stack. The program counter points at the next opcode to be implemented. The last user accessible register is the condition code register which shows the flags resulting from arithmetic and other operations as they occur in the ALU. These four flags are updated during every instruction performed by the CPU.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>A Accumulator [AA]</td>
<td>16 Bits</td>
<td></td>
</tr>
<tr>
<td>B Accumulator [BA]</td>
<td>16 Bits</td>
<td></td>
</tr>
<tr>
<td>X Index Register [X]</td>
<td>16 Bits</td>
<td></td>
</tr>
<tr>
<td>Stack Pointer [SP]</td>
<td>16 Bits</td>
<td></td>
</tr>
<tr>
<td>Program Counter [PC]</td>
<td>16 Bits</td>
<td></td>
</tr>
<tr>
<td>Condition Code Register [CCR]</td>
<td>4 Bits</td>
<td></td>
</tr>
</tbody>
</table>
Accumulators (A and B) :
Accumulators A and B are general purpose 16-bit registers available for all mathematical and logical functions performed by the CPU. Although most operations can be performed by either register, some are register specific (TSB, TBS, and ABX).

Index register (X) :
The 16-bit index register X is primarily designed for indexed addressing. In this mode, an 8-bit offset (unsigned) is temporarily added to the 16-bit X register to form the effective address of the operand for an instruction.

Stack Pointer :
The Stack Pointer is a register that contains the address of the next free word on the stack. Most applications will require that this register be loaded with the address of a free region of RAM in the 64K memory space.

When an operation requires that a word be added to the stack, the stack pointer provides the address of the location to place the word. After the word is stored, the SP is automatically decremented to point at the next available free space. Likewise, when an operation needs a word from the stack, the SP is automatically incremented and the last word placed on the stack is read and placed in the appropriate register. Note that all operations use word rather than byte format, so all increments and decrements are by 2.

Some operations including WAI and JSR require that the stack be used to store various registers. The companion operations RTI and RTS require the stack to retrieve the original register values.

An interrupt will cause all registers to be placed on the stack and the program register to be loaded with the interrupt routine's location. After completing the interrupt service routine, all registers will be replaced with their original values and the program will resume.
Program Counter (PC):
This is a 16-bit register that contains the address of the next operation to be executed. This register can be modified by a branch or jump instruction. An interrupt will also cause a temporary modification to the PC.

Condition Code Register (CCR)
This is an 4-bit register that contains the four flags generated by the ALU after arithmetic and other operations have been performed. The flags of this register are updated after each instruction. Certain branch instructions, as well as many arithmetic and logical instructions, use these flags in their operations. Two of these flags can be set or reset with specific instructions (carry and overflow). The other two flags (zero and negative) can only be modified by performing an operation that generates either of the two conditions.
ADDRESSING MODES

This section describes each available addressing mode used in this CPU. The available modes are: Immediate (IMM), Direct (DIR), Indirect (INDIR), Extended (EXT), Indexed (INDX), Inherent (INH), and Relative (REL). Only some of the addressing modes can be used with each instruction. See the individual instruction definition or examine the Valid Addressing Mode Table for available modes.

The following symbols are defined:

- $ = Hex
- @ = Octal
- % = Binary
- ' = Single Ascii Character
- None = Decimal
- AA = A Accumulator
- BA = B Accumulator
- X = X Register
- op = Opcode (1 byte)
- hh = High order byte
- ll = Low order byte
- co = 2's complement offset
Immediate Addressing (IMM) :

General format : op 00 hh ll

*1 byte Immediate format : op ll

In immediate addressing mode, the two byte immediate operand is contained in the 2 bytes following the opcode word. The hex values of the operand are split into high byte and low byte are stored in this order immediately following the opcode word.

Only 1 instruction uses the 1 byte immediate format (See * above). This format allows the user to set or reset any of the Interrupt mask bits. In this format, the byte immediately following the opcode byte contains the 8 bit mask that will be used to replace the old mask.

Example 1:
Instruction - Place $1000 into the A accumulator using immediate addressing.
Uncompiled line : LDA #$1000
Compiled line : 5D 00 10 00
Result : AA = $1000

Example 2:
Instruction - Replace current Interrupt Mask with $15
Uncompiled line : SMSK $15
Compiled line : E9 15
Result : MASK = 15
Direct Addressing (DIR):
General format: \( \text{op II} \)

This addressing mode allows the user to address the first 256 bytes of space in the 64K of memory using one opcode word. This saves several cycles of CPU time and would be useful in an I/O intensive application. The addressing mode allows the byte immediately following the opcode to be used as this direct address.

Example 3:
Instruction - Place the contents of memory location $30 into the A accumulator using direct addressing.
Locations $0030-$0031 contain the word $1000
Uncompiled line: LDA $30
Compiled line: 5E 30
Result: \( AA = $1000 \)

Indirect Addressing:
General format: \( \text{op 00 \( \text{hh} \) \( \text{Il} \)} \)

This method of addressing uses the two bytes immediately following the opcode word as a pointer to a memory location containing the address location of the operand. The pointer is split into a high address byte and low address byte and is stored in that order.

Example 4:
Instruction - Place the contents of memory location $C030 into the A accumulator using indirect addressing.
Location $1234-$1235 contain the word $C030
Location $C030-$C031 contain the word $1000
Uncompiled line: LDA $1234
Compiled line: 5F 00 12 34
Result: \( AA = $1000 \)
Extended Addressing:
General format: \( \text{op} \ 00 \ hh \ I \ I \)

Extended addressing expects the address of the operand to be in the word directly following the opcode word. This address is split into high and low bytes which are stored in that order.

Example 5:
Instruction - Place the contents of memory location $1230 into the A accumulator using direct addressing.
Locations $1230-$1231 contain the word $1000
Uncompiled line: LDA $1230
Compiled line: 60 00 12 30
Result: AA = $1000

Indexed Addressing:
General format: \( \text{op} \ I \ I \)

Indexed addressing uses the value contained in the X register as the base address and the value immediately following the opcode byte as the offset. The offset is an unsigned, single byte value.

Example 6:
Instruction - Place the contents of memory location $4320 into the A accumulator using indexed addressing.
X register contains $4320
Locations $1230-$1231 contain the word $1000
Uncompiled line: LDA $20,X
Compiled line: 61 20
Result: AA = $1000
Inherent Addressing:
General format: \text{op} \ 00

Inherent Addressing means that the operands for this instruction are already contained in the CPU and are inherent to the instruction.

Example 7:
Instruction - Add the contents of accumulator A with accumulator B and place the result in accumulator A
AA = \$1234
BA = \$4321
Uncompiled line: ABA
Compiled line: 02 \ 00
Result:
\text{AA} = \$5555
\text{BA} = \$4321

Relative Addressing:
General format: \text{op} \ \text{co}

This addressing mode is used with the branch instructions to provide the ability to branch forward or backward from the current PC position. Note that the PC is automatically incremented with each instruction so a branch of 0 will not affect the program's progression, however a branch of \$FE will cause the current branch instruction to be performed.

Example 8:
Instruction - Branch forward by 6 bytes if carry bit (in CPU) is clear
PC contains \$2000 immediately before this command is issued
Uncompiled line:
Compiled line: CB \ 06
Result:
if carry is clear then PC = \$2008
if carry is set then PC = \$2002
## INTEGER ARITHMETIC FUNCTIONS:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABA</td>
<td>Add BA to AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>02</td>
</tr>
<tr>
<td>ABX</td>
<td>Add BA to X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>03</td>
</tr>
<tr>
<td>ADCA</td>
<td>Add operand to AA with Carry</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>ADCB</td>
<td>Add operand to BA with Carry</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td></td>
</tr>
<tr>
<td>ADDA</td>
<td>Add operand to AA</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td></td>
</tr>
<tr>
<td>ADDB</td>
<td>Add operand to BA</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td></td>
</tr>
<tr>
<td>CBA</td>
<td>Compare BA to AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>18</td>
</tr>
<tr>
<td>CMPA</td>
<td>Compare operand to AA</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
<td>1C</td>
<td>1D</td>
<td></td>
</tr>
<tr>
<td>CMPB</td>
<td>Compare operand to BA</td>
<td>1E</td>
<td>1F</td>
<td>20</td>
<td>21</td>
<td>22</td>
<td></td>
</tr>
<tr>
<td>CPX</td>
<td>Compare operand to X</td>
<td>23</td>
<td>24</td>
<td>25</td>
<td>26</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>DECA</td>
<td>Decrement AA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>28</td>
</tr>
<tr>
<td>DECB</td>
<td>Decrement BA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>29</td>
</tr>
<tr>
<td>DES</td>
<td>Decrement SP by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2F</td>
</tr>
<tr>
<td>DEX</td>
<td>Decrement X by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>30</td>
</tr>
<tr>
<td>INC</td>
<td>Increment operand by 1</td>
<td>33</td>
<td>34</td>
<td>35</td>
<td>36</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>INCA</td>
<td>Increment AA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>31</td>
</tr>
<tr>
<td>INCB</td>
<td>Increment BA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>32</td>
</tr>
<tr>
<td>INS</td>
<td>Increment SP by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>38</td>
</tr>
<tr>
<td>INX</td>
<td>Increment X by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>39</td>
</tr>
<tr>
<td>NEG</td>
<td>Replace operand with 2's complement of operand</td>
<td>3C</td>
<td>3D</td>
<td>3E</td>
<td>3F</td>
<td>40</td>
<td></td>
</tr>
<tr>
<td>NEGA</td>
<td>Replace AA with 2's complement of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3A</td>
</tr>
<tr>
<td>NEGB</td>
<td>Replace BA with 2's complement of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3B</td>
</tr>
<tr>
<td>SBA</td>
<td>Subtract BA from AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>42</td>
</tr>
<tr>
<td>SBCA</td>
<td>Subtract operand from AA with carry</td>
<td>43</td>
<td>44</td>
<td>45</td>
<td>46</td>
<td>47</td>
<td></td>
</tr>
<tr>
<td>SBCB</td>
<td>Subtract operand from BA with carry</td>
<td>48</td>
<td>49</td>
<td>4A</td>
<td>4B</td>
<td>4C</td>
<td></td>
</tr>
<tr>
<td>SBX</td>
<td>Subtract operand from X register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>41</td>
</tr>
<tr>
<td>SUBA</td>
<td>Subtract operand from AA</td>
<td>4D</td>
<td>4E</td>
<td>4F</td>
<td>50</td>
<td>51</td>
<td></td>
</tr>
<tr>
<td>SUBB</td>
<td>Subtract operand from BA</td>
<td>52</td>
<td>53</td>
<td>54</td>
<td>55</td>
<td>56</td>
<td></td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Definition</td>
<td>IMM</td>
<td>DIR</td>
<td>INDIR</td>
<td>EXT</td>
<td>INDX</td>
<td>INH</td>
</tr>
<tr>
<td>----------</td>
<td>------------</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
</tr>
<tr>
<td>CLR</td>
<td>Replace Operand with zero</td>
<td>57</td>
<td>58</td>
<td>59</td>
<td>5A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLRA</td>
<td>Replace AA with zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5B</td>
</tr>
<tr>
<td>CLRB</td>
<td>Replace BA with zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5C</td>
</tr>
<tr>
<td>LDA</td>
<td>Load AA with operand</td>
<td>5D</td>
<td>5E</td>
<td>5F</td>
<td>60</td>
<td>61</td>
<td></td>
</tr>
<tr>
<td>LDB</td>
<td>Load BA with operand</td>
<td>62</td>
<td>63</td>
<td>64</td>
<td>65</td>
<td>66</td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td>Load SP with operand</td>
<td>67</td>
<td>68</td>
<td>69</td>
<td>6A</td>
<td>6B</td>
<td></td>
</tr>
<tr>
<td>LDX</td>
<td>Load X register with operand</td>
<td>6C</td>
<td>6D</td>
<td>6E</td>
<td>6F</td>
<td>70</td>
<td></td>
</tr>
<tr>
<td>PSHA</td>
<td>Push AA on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>71</td>
</tr>
<tr>
<td>PSHB</td>
<td>Push BA on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>72</td>
</tr>
<tr>
<td>PSHX</td>
<td>Push X register on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>73</td>
</tr>
<tr>
<td>PULA</td>
<td>Pull AA from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>74</td>
</tr>
<tr>
<td>PULB</td>
<td>Pull BA from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>75</td>
</tr>
<tr>
<td>PULX</td>
<td>Pull X register from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>76</td>
</tr>
<tr>
<td>STA</td>
<td>Store AA in memory</td>
<td>77</td>
<td>78</td>
<td>79</td>
<td>7A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STB</td>
<td>Store BA in memory</td>
<td>7B</td>
<td>7C</td>
<td>7D</td>
<td>7E</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STX</td>
<td>Store X in memory</td>
<td>7F</td>
<td>80</td>
<td>81</td>
<td>82</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TAB</td>
<td>Transfer AA to BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>83</td>
</tr>
<tr>
<td>TBA</td>
<td>Transfer BA to AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>84</td>
</tr>
<tr>
<td>TBS</td>
<td>Transfer BA to SP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>85</td>
</tr>
<tr>
<td>TSB</td>
<td>Transfer SP to BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>86</td>
</tr>
</tbody>
</table>
### LOGICAL OPERATIONS:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
</tr>
</thead>
<tbody>
<tr>
<td>ANDA</td>
<td>Logical AND AA with operand</td>
<td>87</td>
<td>88</td>
<td>89</td>
<td>8A</td>
<td>8B</td>
<td></td>
</tr>
<tr>
<td>ANDB</td>
<td>Logical AND BA with operand</td>
<td>8C</td>
<td>8D</td>
<td>8E</td>
<td>8F</td>
<td>90</td>
<td></td>
</tr>
<tr>
<td>BITA</td>
<td>Bit test AA with operand</td>
<td>91</td>
<td>92</td>
<td>93</td>
<td>94</td>
<td>95</td>
<td></td>
</tr>
<tr>
<td>BITB</td>
<td>Bit test BA with operand</td>
<td>96</td>
<td>97</td>
<td>98</td>
<td>99</td>
<td>9A</td>
<td></td>
</tr>
<tr>
<td>CCM</td>
<td>Replace operand with 1's complement of operand</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9B</td>
</tr>
<tr>
<td>COMA</td>
<td>Replace AA with 1's complement of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9C</td>
</tr>
<tr>
<td>COMB</td>
<td>Replace BA with 1's complement of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9D</td>
</tr>
<tr>
<td>EORA</td>
<td>Logical EXCLUSIVE OR AA with operand</td>
<td>A1</td>
<td>E1</td>
<td>E2</td>
<td>E3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EORB</td>
<td>Logical EXCLUSIVE OR BA with operand</td>
<td>A2</td>
<td>E4</td>
<td>F0</td>
<td>F1</td>
<td>F2</td>
<td></td>
</tr>
<tr>
<td>ORA</td>
<td>Logical OR AA with operand</td>
<td>B3</td>
<td>B4</td>
<td>B5</td>
<td>B6</td>
<td>B7</td>
<td></td>
</tr>
<tr>
<td>ORB</td>
<td>Logical OR BA with operand</td>
<td>B8</td>
<td>A3</td>
<td>A4</td>
<td>DA</td>
<td>33</td>
<td></td>
</tr>
</tbody>
</table>
## INTEGER MULTIPLY AND DIVIDE:

Valid Addressing modes with opcodes

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
</tr>
</thead>
<tbody>
<tr>
<td>IDIV</td>
<td>Divide signed integer in AA with signed integer in BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A5</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply signed integer in AA with signed integer in BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A6</td>
</tr>
</tbody>
</table>
## Shifts and Rotates:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASL/LSL</td>
<td>Perform Shift Left on bits of operand</td>
<td></td>
<td></td>
<td></td>
<td>A7</td>
<td>A8</td>
<td>A9</td>
</tr>
<tr>
<td>ASLA/LSLA</td>
<td>Perform Shift Left on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASLB/LSLB</td>
<td>Perform Shift Left on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR</td>
<td>Perform Arithmetic Shift Right on bits of operand</td>
<td></td>
<td></td>
<td></td>
<td>AD</td>
<td>AE</td>
<td>AF</td>
</tr>
<tr>
<td>ASRA</td>
<td>Perform Arithmetic Shift Right on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASRB</td>
<td>Perform Arithmetic Shift Right on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td>B9</td>
<td>BA</td>
<td>BB</td>
</tr>
<tr>
<td>LSR</td>
<td>Perform Logical Shift Right on bits of operand</td>
<td></td>
<td></td>
<td></td>
<td>B2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSRA</td>
<td>Perform Logical Shift Right on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td>BD</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSRB</td>
<td>Perform Logical Shift Right on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td>BE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROL</td>
<td>Perform Rotate Left through carry on operand</td>
<td></td>
<td></td>
<td></td>
<td>BF</td>
<td>C0</td>
<td>C1</td>
</tr>
<tr>
<td>ROLA</td>
<td>Perform Rotate Left through carry on AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ROLB</td>
<td>Perform Rotate Left through carry on BA</td>
<td></td>
<td></td>
<td></td>
<td>C4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCR</td>
<td>Perform Rotate Right through carry on operand</td>
<td></td>
<td></td>
<td></td>
<td>C5</td>
<td>C6</td>
<td>C7</td>
</tr>
<tr>
<td>RORA</td>
<td>Perform Rotate Right through carry on AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RORB</td>
<td>Perform Rotate Right through carry on BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## BRANCH AND JUMP OPERATIONS:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
<th>REL</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCC/BHS</td>
<td>Branch if Carry Clear/ Greater than or equal (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CB</td>
</tr>
<tr>
<td>BCS/BLO</td>
<td>Branch if Carry Set/Less than (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CC</td>
</tr>
<tr>
<td>BEQ</td>
<td>Branch if Equal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CD</td>
</tr>
<tr>
<td>BGE</td>
<td>Branch if Greater than or Equal (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CE</td>
</tr>
<tr>
<td>BGT</td>
<td>Branch if Greater than (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CF</td>
</tr>
<tr>
<td>BHI</td>
<td>Branch if Greater than (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D0</td>
</tr>
<tr>
<td>BLE</td>
<td>Branch if Less than or Equal (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D1</td>
</tr>
<tr>
<td>BLS</td>
<td>Branch if Less than or Equal (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D2</td>
</tr>
<tr>
<td>BLT</td>
<td>Branch if Less than (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D3</td>
</tr>
<tr>
<td>BMI</td>
<td>Branch if Minus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D4</td>
</tr>
<tr>
<td>BNE</td>
<td>Branch if Not Equal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D5</td>
</tr>
<tr>
<td>BPL</td>
<td>Branch if Positive</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D6</td>
</tr>
<tr>
<td>BRA</td>
<td>Branch Always</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D7</td>
</tr>
<tr>
<td>BVC</td>
<td>Branch if Overflow Clear</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D8</td>
</tr>
<tr>
<td>BVS</td>
<td>Branch if Overflow Set</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D9</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>01</td>
</tr>
<tr>
<td>JMP</td>
<td>Jump to Location</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DB</td>
</tr>
<tr>
<td>JSR</td>
<td>Jump to Subroutine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DD</td>
</tr>
<tr>
<td>RTI</td>
<td>Return from Interrupt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DF</td>
</tr>
<tr>
<td>RTS</td>
<td>Return from Subroutine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E0</td>
</tr>
<tr>
<td>WAI</td>
<td>Wait for Interrupt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E1</td>
</tr>
</tbody>
</table>
### CCR, INTERRUPT AND DIAGNOSTIC COMMANDS:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLC</td>
<td>Clear Carry bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E2</td>
</tr>
<tr>
<td>CLV</td>
<td>Clear Overflow bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E4</td>
</tr>
<tr>
<td>CMSK</td>
<td>Clear Interrupt Mask</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E8</td>
</tr>
<tr>
<td>DSI</td>
<td>Disable Interrupts</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E6</td>
</tr>
<tr>
<td>ENI</td>
<td>Enable Interrupts</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E3</td>
</tr>
<tr>
<td>SEC</td>
<td>Set Carry bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E5</td>
</tr>
<tr>
<td>SEV</td>
<td>Set Overflow bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E7</td>
</tr>
<tr>
<td>SMSK</td>
<td>Set Interrupt Mask</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E9*</td>
</tr>
<tr>
<td>TEST</td>
<td>Test ALU and RAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>EA</td>
</tr>
</tbody>
</table>

* Uses 1 Byte Immediate addressing (See Programmers Model of CCU)
<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Definition</th>
<th>IMM</th>
<th>DIR</th>
<th>INDIR</th>
<th>EXT</th>
<th>INDX</th>
<th>INH</th>
<th>REL</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABA</td>
<td>Add BA to AA</td>
<td></td>
<td></td>
<td></td>
<td>10</td>
<td>11</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>ABX</td>
<td>Add BA to X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC</td>
<td>Add operand to AA with Carry</td>
<td>0E</td>
<td>0F</td>
<td>10</td>
<td>11</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADCB</td>
<td>Add operand to BA with Carry</td>
<td>13</td>
<td>14</td>
<td>15</td>
<td>16</td>
<td>17</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDA</td>
<td>Add operand to AA</td>
<td>04</td>
<td>05</td>
<td>06</td>
<td>07</td>
<td>08</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDB</td>
<td>Add operand to BA</td>
<td>09</td>
<td>0A</td>
<td>0B</td>
<td>0C</td>
<td>0D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDA</td>
<td>Logical AND AA with operand</td>
<td>87</td>
<td>88</td>
<td>89</td>
<td>8A</td>
<td>8B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANDB</td>
<td>Logical AND BA with operand</td>
<td>8C</td>
<td>8D</td>
<td>8E</td>
<td>8F</td>
<td>90</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASL/LSL</td>
<td>Perform Shift Left on bits of operand</td>
<td>A7</td>
<td>A8</td>
<td>A9</td>
<td>AA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASLA/LSLA</td>
<td>Perform Shift Left on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASLB/ASLB</td>
<td>Perform Shift Left on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASR</td>
<td>Perform Arithmetic Shift Right on bits of operand</td>
<td>AD</td>
<td>AE</td>
<td>AF</td>
<td>B0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASRA</td>
<td>Perform Arithmetic Shift Right on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ASRB</td>
<td>Perform Arithmetic Shift Right on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BCC/BHS</td>
<td>Branch if Carry Clear/ Greater than or equal (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CB</td>
<td></td>
</tr>
<tr>
<td>BCS/BLO</td>
<td>Branch if Carry Set/Less than (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CC</td>
<td></td>
</tr>
<tr>
<td>BEQ</td>
<td>Branch if Equal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CD</td>
<td></td>
</tr>
<tr>
<td>BGE</td>
<td>Branch if Greater than or Equal (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CE</td>
<td></td>
</tr>
<tr>
<td>BGT</td>
<td>Branch if Greater than (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CF</td>
<td></td>
</tr>
<tr>
<td>BHI</td>
<td>Branch if Greater than (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D0</td>
<td></td>
</tr>
<tr>
<td>BITA</td>
<td>Bit test AA with operand</td>
<td>91</td>
<td>92</td>
<td>93</td>
<td>94</td>
<td>95</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BITB</td>
<td>Bit test BA with operand</td>
<td>96</td>
<td>97</td>
<td>98</td>
<td>99</td>
<td>9A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BLE</td>
<td>Branch if Less than or Equal (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D1</td>
<td></td>
</tr>
<tr>
<td>BLS</td>
<td>Branch if Less than or Equal (Unsigned numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D2</td>
<td></td>
</tr>
<tr>
<td>BLT</td>
<td>Branch if Less than (Signed numbers)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D3</td>
<td></td>
</tr>
<tr>
<td>BMI</td>
<td>Branch if Minus</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D4</td>
<td></td>
</tr>
<tr>
<td>BNE</td>
<td>Branch if Not Equal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D5</td>
<td></td>
</tr>
<tr>
<td>BPL</td>
<td>Branch if Positive</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D6</td>
<td></td>
</tr>
<tr>
<td>BRA</td>
<td>Branch Always</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D7</td>
<td></td>
</tr>
<tr>
<td>BVC</td>
<td>Branch if Overflow Clear</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D8</td>
<td></td>
</tr>
<tr>
<td>BVS</td>
<td>Branch if Overflow Set</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D9</td>
<td></td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Definition</td>
<td>IMM</td>
<td>DIR</td>
<td>INDIR</td>
<td>EXT</td>
<td>INDX</td>
<td>INH</td>
<td>REL</td>
</tr>
<tr>
<td>----------</td>
<td>------------</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>CBA</td>
<td>Compare BA to AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLC</td>
<td>Clear Carry bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLR</td>
<td>Replace Operand with zero</td>
<td>57</td>
<td>58</td>
<td>59</td>
<td>5A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLRA</td>
<td>Replace AA with zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLRKB</td>
<td>Replace BA with zero</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CLV</td>
<td>Clear Overflow bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPA</td>
<td>Compare operand to AA</td>
<td>19</td>
<td>1A</td>
<td>1B</td>
<td>1C</td>
<td>1D</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMPB</td>
<td>Compare operand to BA</td>
<td>1E</td>
<td>1F</td>
<td>20</td>
<td>21</td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMSK</td>
<td>Clear Interrupt Mask</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COM</td>
<td>Replace operand with 1's complement of operand</td>
<td>9B</td>
<td>9C</td>
<td>9D</td>
<td>9E</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMA</td>
<td>Replace AA with 1's complement of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COMB</td>
<td>Replace BA with 1's complement of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPX</td>
<td>Compare operand to X</td>
<td>23</td>
<td>24</td>
<td>25</td>
<td>26</td>
<td>27</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEC</td>
<td>Decrement operand by 1</td>
<td>2A</td>
<td>2B</td>
<td>2C</td>
<td>2D</td>
<td>2E</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DECA</td>
<td>Decrement AA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DECB</td>
<td>Decrement BA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DES</td>
<td>Decrement SP by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEX</td>
<td>Decrement X by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DSI</td>
<td>Disable Interrupts</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ENI</td>
<td>Enable Interrupts</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EORA</td>
<td>Logical EXCLUSIVE OR AA with operand</td>
<td>A1</td>
<td>EB</td>
<td>EC</td>
<td>ED</td>
<td>EE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EORB</td>
<td>Logical EXCLUSIVE OR BA with operand</td>
<td>A2</td>
<td>EF</td>
<td>F0</td>
<td>F1</td>
<td>F2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPAD</td>
<td>Add FP number in AA to FP number in BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPSB</td>
<td>Subtract FP number in BA from FP number in AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IDIV</td>
<td>Divide signed integer in AA with signed integer in BA</td>
<td>A5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC</td>
<td>Increment operand by 1</td>
<td>33</td>
<td>34</td>
<td>35</td>
<td>36</td>
<td>37</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INCA</td>
<td>Increment AA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INCB</td>
<td>Increment BA by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INS</td>
<td>Increment SP by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INX</td>
<td>Increment X by 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>Jump to Location</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Definition</td>
<td>IMM</td>
<td>DIR</td>
<td>INDIR</td>
<td>EXT</td>
<td>INDX</td>
<td>INH</td>
<td>REL</td>
</tr>
<tr>
<td>----------</td>
<td>-----------------------------------------------------</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>JSR</td>
<td>Jump to Subroutine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDA</td>
<td>Load AA with operand</td>
<td>5D</td>
<td>5E</td>
<td>5F</td>
<td>60</td>
<td>61</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDB</td>
<td>Load BA with operand</td>
<td>62</td>
<td>63</td>
<td>64</td>
<td>65</td>
<td>66</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDS</td>
<td>Load SP with operand</td>
<td>67</td>
<td>68</td>
<td>69</td>
<td>6A</td>
<td>6B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDX</td>
<td>Load X register with operand</td>
<td>6C</td>
<td>6D</td>
<td>6E</td>
<td>6F</td>
<td>70</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSR</td>
<td>Perform Logical Shift Right on bits of operand</td>
<td>B9</td>
<td>BA</td>
<td>BB</td>
<td>BC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSRA</td>
<td>Perform Logical Shift Right on bits of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BD</td>
</tr>
<tr>
<td>LSRB</td>
<td>Perform Logical Shift Right on bits of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BE</td>
</tr>
<tr>
<td>MUL</td>
<td>Multiply signed integer in AA with signed integer in BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A6</td>
</tr>
<tr>
<td>NEG</td>
<td>Replace operand with 2's complement of operand</td>
<td>3C</td>
<td>3D</td>
<td>3E</td>
<td>3F</td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NEGA</td>
<td>Replace AA with 2's complement of AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3A</td>
</tr>
<tr>
<td>NEGB</td>
<td>Replace BA with 2's complement of BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3B</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>01</td>
</tr>
<tr>
<td>ORA</td>
<td>Logical OR AA with operand</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ORB</td>
<td>Logical OR BA with operand</td>
<td>B3</td>
<td>B4</td>
<td>B5</td>
<td>B6</td>
<td>B7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PSHA</td>
<td>Push AA on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>71</td>
</tr>
<tr>
<td>PSHB</td>
<td>Push BA on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>72</td>
</tr>
<tr>
<td>PSHX</td>
<td>Push X register on stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>73</td>
</tr>
<tr>
<td>PULA</td>
<td>Pull AA from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>74</td>
</tr>
<tr>
<td>PULB</td>
<td>Pull BA from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>75</td>
</tr>
<tr>
<td>PULX</td>
<td>Pull X register from stack</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>76</td>
</tr>
<tr>
<td>ROL</td>
<td>Perform Rotate Left through carry on operand</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BF</td>
</tr>
<tr>
<td>ROLA</td>
<td>Perform Rotate Left through carry on AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C3</td>
</tr>
<tr>
<td>ROLB</td>
<td>Perform Rotate Left through carry on BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C4</td>
</tr>
<tr>
<td>ROR</td>
<td>Perform Rotate Right through carry on operand</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BF</td>
</tr>
<tr>
<td>RORA</td>
<td>Perform Rotate Right through carry on AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C9</td>
</tr>
<tr>
<td>RORB</td>
<td>Perform Rotate Right through carry on BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CA</td>
</tr>
<tr>
<td>RTI</td>
<td>Return from Interrupt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DF</td>
</tr>
<tr>
<td>RTS</td>
<td>Return from Subroutine</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E0</td>
</tr>
<tr>
<td>SBA</td>
<td>Subtract BA from AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>42</td>
</tr>
<tr>
<td>SBCA</td>
<td>Subtract operand from AA with carry</td>
<td>43</td>
<td>44</td>
<td>45</td>
<td>46</td>
<td>47</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Definition</td>
<td>IMM</td>
<td>DIR</td>
<td>INDIR</td>
<td>EXT</td>
<td>INDX</td>
<td>INH</td>
<td>REL</td>
</tr>
<tr>
<td>----------</td>
<td>------------------------------------------</td>
<td>-----</td>
<td>-----</td>
<td>-------</td>
<td>-----</td>
<td>------</td>
<td>-----</td>
<td>-----</td>
</tr>
<tr>
<td>SBCB</td>
<td>Subtract operand from BA with carry</td>
<td>48</td>
<td>49</td>
<td>4A</td>
<td>4B</td>
<td>4C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBX</td>
<td>Subtract operand from X register</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>41</td>
</tr>
<tr>
<td>SEC</td>
<td>Set Carry bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E5</td>
</tr>
<tr>
<td>SEV</td>
<td>Set Overflow bit in CCR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E7</td>
</tr>
<tr>
<td>SMSK</td>
<td>Set Interrupt Mask</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E9*</td>
</tr>
<tr>
<td>STA</td>
<td>Store AA in memory</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>77</td>
</tr>
<tr>
<td>STB</td>
<td>Store BA in memory</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7B</td>
</tr>
<tr>
<td>STX</td>
<td>Store X in memory</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7F</td>
</tr>
<tr>
<td>SUBA</td>
<td>Subtract operand from AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7A</td>
</tr>
<tr>
<td>SUBB</td>
<td>Subtract operand from BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7D</td>
</tr>
<tr>
<td>TAB</td>
<td>Transfer AA to BA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7E</td>
</tr>
<tr>
<td>TBA</td>
<td>Transfer BA to AA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7F</td>
</tr>
<tr>
<td>TBS</td>
<td>Transfer BA to SP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>80</td>
</tr>
<tr>
<td>TEST</td>
<td>Test ALU and RAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>81</td>
</tr>
<tr>
<td>TSB</td>
<td>Transfer SP to RAM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>82</td>
</tr>
<tr>
<td>WAI</td>
<td>Wait for Interrupt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>83</td>
</tr>
</tbody>
</table>

* Uses 1 Byte Immediate addressing (See Programmers Model of CCU)
INSTRUCTION SET

This section defines the mnemonics for each of the instructions as well as listing the opcodes for each of the valid addressing modes.

The following symbols are defined:

$ = Hex
@ = Octal
% = Binary
' = Single ASCII Character
None = Decimal
AA = A Accumulator
BA = B Accumulator
X = X Register
SP = Stack Pointer
PC = Program Counter
C = Carry bit in CCU
V = Overflow bit in CCU
N = Negative bit in CCU
Z = Zero bit in CCU
M = Memory Value (1 byte)
M:M+1 = Memory Value (1 word)
op = Opcode (1 byte)
hh = High order byte
ll = Low order byte
c0 = 2's complement offset
(+) = Logical Exclusive Or
• = Logical Exclusive Nor
* = Logical And
∥ = Logical Or
↑↓ = Bit set or cleared during Instruction
Mnemonic: $ABA$
Definition: Add B accumulator to A accumulator
Function: Add B Accumulator to A Accumulator. Result is placed in A accumulator. B accumulator remains unchanged.

\[ AA = AA + BA \]

Condition Code Register:

\begin{tabular}{cccc}
N & Z & V & C \\
↓↓ & ↑↓ & ↑↓ & ↑↓
\end{tabular}

Valid address modes:
INH ($02$)

Mnemonic: $ABX$
Definition: Add B accumulator to X register
Function: Add B Accumulator to X Index Register. Result is placed in X Index Register. B accumulator remains unchanged.

\[ X = X + BA \]

Condition Code Register:

\begin{tabular}{cccc}
N & Z & V & C \\
↓↓ & ↑↓ & ↑↓ & ↑↓
\end{tabular}

Valid address modes:
INH ($03$)
Mnemonic: ADCA
Definition: Add operand and carry bit to A accumulator
Function: Add operand to A accumulator along with the C bit of the CCU and place the result in A accumulator.

\[ AA = AA + M_{M+1} + C \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow
\end{array}
\]

Valid address modes:
IMM ($0E)
DIR ($0F)
INDIR ($10)
EXT ($11)
INDX ($12)

Mnemonic: ADCB
Definition: Add operand and carry bit to B accumulator
Function: Add operand to B accumulator along with the C bit of the CCU and place the result in B accumulator.

\[ BA = BA + M_{M+1} + C \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow
\end{array}
\]

Valid address modes:
IMM ($13)
DIR ($14)
INDIR ($15)
EXT ($16)
INDX ($17)
Mnemonic: ADDA
Definition: Add operand to A accumulator
Function: Add operand to A accumulator and place the result in A accumulator.

\[ AA = AA + M:M+1 \]

Condition Code Register:

\begin{tabular}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{tabular}

Valid address modes:
IMM ($04$)
DIR ($05$)
INDIR ($06$)
EXT ($07$)
INDX ($08$)

Mnemonic: ADDB
Definition: Add operand to B accumulator
Function: Add operand to B accumulator and place the result in B accumulator.

\[ BA = BA + M:M+1 \]

Condition Code Register:

\begin{tabular}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{tabular}

Valid address modes:
IMM ($09$)
DIR ($0A$)
INDIR ($0B$)
EXT ($0C$)
INDX ($0D$)
Mnemonic: **ANDA**  
Definition: Logical AND operand with A accumulator  
Function: Logical binary AND operand with A accumulator and place the result in A accumulator.

\[ AA = AA : M:M+1 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:

- IMM ($87)
- DIR ($88)
- INDIR ($89)
- EXT ($8A)
- INDX ($8B)

Mnemonic: **ANDB**  
Definition: Logical AND operand with B accumulator  
Function: Logical binary AND operand with B accumulator and place the result in B accumulator.

\[ BA = BA : M:M+1 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:

- IMM ($8C)
- DIR ($8D)
- INDIR ($8E)
- EXT ($8F)
- INDX ($90)
Mnemonic : ASL (Same as LSL)
Definition : Perform Arithmetic Shift Left on operand
Function : Shifts all bits of operand 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

Condition Code Register :

Valid address modes :
DIR (A7)
INDIR (A8)
EXT (A9)
INDX (AA)

Mnemonic : ASLA (Same as LSLA)
Definition : Perform Arithmetic Shift Left on A accumulator
Function : Shifts all bits of A accumulator 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

Condition Code Register :

Valid address modes :
INH (AB)
Mnemonic: ASLB (Same as LSLB)
Definition: Perform Arithmetic Shift Left on B accumulator
Function: Shifts all bits of B accumulator 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

Condition Code Register:

N  Z  V  C
↑↓  ↑↓  ↑↓  ↑↓

Valid address modes:
INH ($AC)

Mnemonic: ASR
Definition: Perform Arithmetic Shift Right on operand
Function: Shifts all bits of operand 1 place to the right. MSB is held constant. The C bit of the CCR contains the LSB.

Condition Code Register:

N  Z  V  C
↑↓  ↑↓  ↑↓  ↑↓

Valid address modes:
DIR ($AD)
INDIR ($AE)
EXT ($AF)
INDX ($B0)
Mnemonic: **ASRA**  
Definition: Perform Arithmetic Shift Right on A accumulator  
Function: Shifts all bits of A accumulator 1 place to the right. The MSB is held constant. The C bit of the CCR contains the LSB.

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\uparrow & \uparrow\downarrow & \uparrow\downarrow & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:  
INH ($B1$)

Mnemonic: **ASRB**  
Definition: Perform Arithmetic Shift Right on B accumulator  
Function: Shifts all bits of B accumulator 1 place to the right. The MSB is held constant. The C bit of the CCR contains the LSB.

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\uparrow & \uparrow\downarrow & \uparrow\downarrow & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:  
INH ($B2$)
Mnemonic : BCC (Same as BHS)
Definition : Branch if Carry bit clear
Function : Tests the carry bit of the CCR and causes a branch if clear.

if C=0  \( \text{PC} = \text{PC} + 2 + \text{co} \)
else  \( \text{PC} = \text{PC} + 2 \)

Condition Code Register :
\[
N \quad Z \quad V \quad C \\
- \quad - \quad - \quad -
\]

Valid address modes :
REL \( ($CB$)

Mnemonic : BCS (Same as BLO)
Definition : Branch if Carry bit set
Function : Tests the carry bit of the CCR and causes a branch if set.

if C=1  \( \text{PC} = \text{PC} + 2 + \text{co} \)
else  \( \text{PC} = \text{PC} + 2 \)

Condition Code Register :
\[
N \quad Z \quad V \quad C \\
- \quad - \quad - \quad -
\]

Valid address modes :
REL \( ($CC$)
Mnemonic: BEQ
Definition: Branch if equal
Function: Tests the Zero bit of the CCR and causes a branch if set.

if \( Z = 1 \)
\[
PC = PC + 2 + co
\]
else
\[
PC = PC + 2
\]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
REL \((\$CD)\)
Mnemonic: BGE
Definition: Branch if greater than or equal (for signed numbers)
Function: Tests if last operation used a smaller operand in relation to a larger register value or if both operand and register were equal.

if N (+) V = 0
   PC = PC + 2 + co
else
   PC = PC + 2

Condition Code Register:
N Z V C

Valid address modes:
REL ($CE)

Mnemonic: BGT
Definition: Branch if greater than (for signed numbers)
Function: Tests if last operation used a smaller operand in relation to a larger register value.

if N (+) V II Z= 0
   PC = PC + 2 + co
else
   PC = PC + 2

Condition Code Register:
N Z V C

Valid address modes:
REL ($CF)
Mnemonic: **BHI** (for unsigned numbers)
Definition: Branch if greater than (for unsigned numbers)
Function: Tests if last operation used a smaller operand in relation to a larger register value.

If C II Z = 0
\[ PC = PC + 2 + co \]
Else
\[ PC = PC + 2 \]

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array} \]

Valid address modes:
REL \((\$D0)\)

---

Mnemonic: **BHS** (Same as BCC)
Definition: Branch if greater than or same (for unsigned numbers)
Function: Tests if last operation used a smaller operand in relation to a larger register value or if both operand and register were equal.

If C=0
\[ PC = PC + 2 + co \]
Else
\[ PC = PC + 2 \]

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array} \]

Valid address modes:
REL \((\$CB)\)
Mnemonic: BITA
Definition: Test bits of A accumulator with operand
Function: Logical binary AND operand with A accumulator without saving the result. Only the CCR is modified.

AA ` M:M+1

Condition Code Register:

\[
\begin{array}{cccc}
\text{N} & \text{Z} & \text{V} & \text{C} \\
\uparrow \downarrow & \uparrow \downarrow & 0 & \uparrow \downarrow \\
\end{array}
\]

Valid address modes:
IMM ($91)
DIR ($92)
INDIR ($93)
EXT ($94)
INDX ($95)

Mnemonic: BITB
Definition: Test bits of B accumulator with operand
Function: Logical binary AND operand with B accumulator without saving the result. Only the CCR is modified.

BA ` M:M+1

Condition Code Register:

\[
\begin{array}{cccc}
\text{N} & \text{Z} & \text{V} & \text{C} \\
\uparrow \downarrow & \uparrow \downarrow & 0 & \uparrow \downarrow \\
\end{array}
\]

Valid address modes:
IMM ($96)
DIR ($97)
INDIR ($98)
EXT ($99)
INDX ($9A)
Mnemonic: BLE
Definition: Branch if less than or equal to (for signed numbers)
Function: Tests if last operation used a larger operand in relation to a smaller register value or if both the register value and the operand were equal.

\[
\begin{align*}
\text{if } N (+) V &\land Z = 1 \quad &PC &= PC + 2 + co \\
\text{else} \quad &PC &= PC + 2 \\
\end{align*}
\]

Condition Code Register:

\[
\begin{array}{lllll}
N & Z & V & C \\
\hline
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL \ ($01$)

Mnemonic: BLO (same as BCS)
Definition: Branch if less than (for unsigned numbers)
Function: Tests if last operation used a larger operand in relation to a smaller register value.

\[
\begin{align*}
\text{if } C = 1 \quad &PC &= PC + 2 + co \\
\text{else} \quad &PC &= PC + 2 \\
\end{align*}
\]

Condition Code Register:

\[
\begin{array}{lllll}
N & Z & V & C \\
\hline
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL \ ($CC$)
Mnemonic: BLS
Definition: Branch if less than or equal to (for unsigned numbers)
Function: Tests if last operation used a larger operand in relation to a smaller register value or if both the register and the operand were equal.

\[
\begin{align*}
\text{if } C \land Z = 1 & \quad \text{PC} = \text{PC} + 2 + \text{co} \\
\text{else} & \quad \text{PC} = \text{PC} + 2
\end{align*}
\]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL ($D2$)

Mnemonic: BLT
Definition: Branch if less than (for signed numbers)
Function: Tests if last operation used a larger operand in relation to a smaller register value.

\[
\begin{align*}
\text{if } N (+) V = 1 & \quad \text{PC} = \text{PC} + 2 + \text{co} \\
\text{else} & \quad \text{PC} = \text{PC} + 2
\end{align*}
\]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL ($D3$)
Mnemonic: **BMI**  
Definition: Branch if minus  
Function: Tests the negative bit of the CCR and causes a branch if set.

if \(N = 1\)  
\[PC = PC + 2 + co\]  
else  
\[PC = PC + 2\]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL \((\$D4)\)

Mnemonic: **BNE**  
Definition: Branch if not equal  
Function: Tests the zero bit of the CCR and causes a branch if clear.

if \(Z = 0\)  
\[PC = PC + 2 + co\]  
else  
\[PC = PC + 2\]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
REL \((\$D5)\)
Mnemonic:     BPL
Definition:   Branch if positive
Function:    Tests the negative bit of the CCR and causes a branch if clear.

if N = 0      PC  =  PC + 2 + co
else          PC  =  PC + 2

Condition Code Register:

N  Z  V  C
-  -  -  -

Valid address modes:
REL          ($D6)

Mnemonic:     BRA
Definition:   Branch Always
Function:     Use offset to modify PC.

   PC  =  PC + 2 + co

Condition Code Register:

N  Z  V  C
-  -  -  -

Valid address modes:
REL          ($D7)
Mnemonic: **BVC**  
**Definition:** Branch if Overflow bit clear  
**Function:** Tests the overflow bit of the CCR and causes a branch if clear.

if \( V = 0 \) \( PC = PC + 2 + co \)  
else \( PC = PC + 2 \)

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

**Valid address modes:**  
REL \( ($D8$) \)

---

Mnemonic: **BVS**  
**Definition:** Branch if Overflow bit set  
**Function:** Tests the overflow bit of the CCR and causes a branch if set.

if \( V = 1 \) \( PC = PC + 2 + co \)  
else \( PC = PC + 2 \)

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

**Valid address modes:**  
REL \( ($D9$) \)
Mnemonic: CBA
Definition: Compare B accumulator to A accumulator
Function: Subtracts the B accumulator from the A accumulator but does not store the result. Neither A nor B accumulator is changed, but the condition codes are set.

\[ AA - BA \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($18)

---

Mnemonic: CLC
Definition: Clear Carry bit in CCR
Function: Clears the Carry bit in the CCR. All other values in the CCR are held constant.

\[ C = 0 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($E2)
Mnemonic: CLR
Definition: Clear memory location (1 word)
Function: Writes a $0000 to the location specified by the user.

\[ M_{MM+1} = 0000 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
0 & 1 & 0 & 0 \\
\end{array}
\]

Valid address modes:
- DIR ($57)
- INDIR ($58)
- EXT ($59)
- INDX ($5A)

Mnemonic: CLRA
Definition: Clear A accumulator
Function: Places $0000 in the A accumulator

\[ AA = 0000 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
0 & 1 & 0 & 0 \\
\end{array}
\]

Valid address modes:
- INH ($5B)
Mnemonic : CLRB
Definition : Clear B accumulator
Function : Places $0000 in the B accumulator

\[ BA = $0000 \]

Condition Code Register :

\[
\begin{array}{cccc}
N & Z & V & C \\
0 & 1 & 0 & 0 \\
\end{array}
\]

Valid address modes :
INH \quad ($5C$

---

Mnemonic : CLV
Definition : Clear Overflow bit in CCR
Function : Clears the Overflow bit in the CCR. All other values in the CCR are held constant.

\[ V = 0 \]

Condition Code Register :

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & 0 & - \\
\end{array}
\]

Valid address modes :
INH \quad ($E4$)
Mnemonic: CMSK
Definition: Clear Interrupt Mask
Function: Clears the Interrupt Mask. This will effectively prevent all interrupt requests from generating interrupts. To set any of the mask bits use the SMSK command.

\[
\text{MASK} = 0
\]

Condition Code Register:

\[
\begin{array}{ccccc}
N & Z & V & C \\
\hline
- & - & - & -
\end{array}
\]

Valid address modes:

INH ($E8)

Mnemonic: CMPA
Definition: Compare operand to A accumulator.
Function: Subtracts the operand from the A accumulator but does not store the result. A accumulator is not changed, but the condition codes are set.

\[
\text{AA} - \text{M:M+1}
\]

Condition Code Register:

\[
\begin{array}{ccccc}
N & Z & V & C \\
\hline
\uparrow & \uparrow & \uparrow & \uparrow
\end{array}
\]

Valid address modes:

IMM ($19)
DIR ($1A)
INDIR ($1B)
EXT ($1C)
INDX ($1D)
Mnemonic: **CMPB**
Definition: Compare operand to B accumulator.
Function: Subtracts the operand from the B accumulator but does not store the result. B accumulator is not changed, but the condition codes are set.

\[ BA - M: M+1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

Valid address modes:
- IMM ($1E$)
- DIR ($1F$)
- INDIR ($20$)
- EXT ($21$)
- INDX ($22$)

Mnemonic: **COM**
Definition: Perform 1's complement of operand (1 word)
Function: Perform 1's complement of the word at the location specified by the user. This is equivalent to inverting all of the bits.

\[ M: M+1 = \$FFFF - M: M+1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & 0 \\
\end{array}
\]

Valid address modes:
- DIR ($9B$)
- INDIR ($9C$)
- EXT ($9D$)
- INDX ($9E$)
Mnemonic: COMA
Definition: Perform 1's complement of A accumulator
Function: Perform 1's complement of A accumulator. This is equivalent to inverting all of the bits.

\[ AA = \$FFFF - AA \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow \downarrow & \uparrow \downarrow & 0 & 1 \\
\end{array}
\]

Valid address modes:
INH ($9F$)

Mnemonic: COMB
Definition: Perform 1's complement of B accumulator
Function: Perform 1's complement of B accumulator. This is equivalent to inverting all of the bits.

\[ BA = \$FFFF - BA \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow \downarrow & \uparrow \downarrow & 0 & 1 \\
\end{array}
\]

Valid address modes:
INH ($A0$)
Mnemonic : CPX
Definition : Compare operand to X Index register
Function : Subtracts the operand from the X register but does not store the result. The X register is not changed, but the condition codes are set.

\[ X - M: M+1 \]

Condition Code Register :

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

Valid address modes :
IMM \hfill ($23)
DIR \hfill ($24)
INDIR \hfill ($25)
EXT \hfill ($26)
INDX \hfill ($27)

Mnemonic : DEC
Definition : Decrement an operand by 1
Function : Subtracts 1 from the word specified by the user.

\[
(M: M+1) = (M: M+1) - 1
\]

Condition Code Register :

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

Valid address modes :
DIR \hfill ($2B)
INDIR \hfill ($2C)
EXT \hfill ($2D)
INDX \hfill ($2E)
Mnemonic: DECA
Definition: Decrement A accumulator by 1
Function: Subtracts 1 from the A accumulator

\[ AA = AA - 1 \]

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array} \]

Valid address modes:
INH ($28$)

---

Mnemonic: DECB
Definition: Decrement B accumulator by 1
Function: Subtracts 1 from the B accumulator

\[ BA = BA - 1 \]

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array} \]

Valid address modes:
INH ($29$)
Mnemonic:  DES  
Definition:  Decrement Stack Pointer by 1  
Function:  Subtracts 1 from Stack Pointer

\[ SP = SP - 1 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH  ($2F)

Mnemonic:  DEX  
Definition:  Decrement X register by 1  
Function:  Subtracts 1 from X register

\[ X = X - 1 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH  ($30)

Mnemonic:  DSI  
Definition:  Disable Interrupts.  
Function:  Disables interrupts to prevent peripherals from interrupting the execution of the current program.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Valid address modes:
INH  ($E6)
Mnemonic: ENI
Definition: Enable interrupts.
Function: Enables interrupts to provide peripherals with the ability
to interrupt the execution of the current program.
Interrupt service routines must be written and their
locations entered in the Interrupt vector table.

Condition Code Register:

\[
\begin{array}{cccccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
INH ($E3)

Mnemonic: EORA
Definition: Exclusive Or A accumulator and operand
Function: Perform logical Exclusive Or with A accumulator and
Operand, storing the result in A accumulator.

\[
AA = AA (+) M;M+1
\]

Condition Code Register:

\[
\begin{array}{cccccc}
N & Z & V & C \\
\uparrow\downarrow & \uparrow\downarrow & 0 & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:
IMM ($A1)
DIR ($EB)
INDIR ($EC)
EXT ($ED)
INDX ($EE)
Mnemonic: EORB
Definition: Exclusive Or B accumulator and operand
Function: Perform logical Exclusive Or with B accumulator and Operand, storing the result in B accumulator.

\[ BA = BA (+) M: M+1 \]

Condition Code Register:

\[ \begin{array}{c|c|c|c|c}
   N & Z & V & C \\
   \hline
   \uparrow & \downarrow & \uparrow & 0 & 1 \\
\end{array} \]

Valid address modes:
IMM \( ($A2) \)
DIR \( ($EF) \)
INDIR \( ($F0) \)
EXT \( ($F1) \)
INDX \( ($F2) \)

Mnemonic: IDIV
Definition: Divide A accumulator by B accumulator (signed operation)
Function: Perform 2's complement divide using A accumulator as the dividend and the B accumulator as the divisor. The quotient is placed in the A accumulator and the remainder is placed in the B accumulator. Division by zero produces $FFFF in the Quotient and sets the overflow flag. The remainder is indeterminate. Also, if the most negative number (-32768) is divided by (-1) the overflow bit will be set and (-32768) will remain in AA.

\[ AA \div BA; \ AA = Quotient; \ BA = Remainder \]

Condition Code Register:

\[ \begin{array}{c|c|c|c|c}
   N & Z & V & C \\
   \hline
   \uparrow & \downarrow & \uparrow & \uparrow & \downarrow \\
\end{array} \]

Valid address modes:
INH \( ($A5) \)
Mnemonic: INC
Definition: Increment an operand by 1
Function: Adds 1 to the word specified by the user.

\[(M;M+1) = (M;M+1) + 1\]

Condition Code Register:

\[\begin{array}{cccc}
N & Z & V & C \\
1 & 1 & 1 & 1 \\
\end{array}\]

Valid address modes:
DIR ($34)$
INDIR ($35)$
EXT ($36)$
INDX ($37)$

Mnemonic: INCA
Definition: Increment A accumulator by 1
Function: Adds 1 to the A accumulator

\[AA = AA + 1\]

Condition Code Register:

\[\begin{array}{cccc}
N & Z & V & C \\
1 & 1 & 1 & 1 \\
\end{array}\]

Valid address modes:
INH ($31)$
Mnemonic: **INCB**
Definition: Increment B accumulator by 1
Function: Adds 1 to the B accumulator

\[ BA = BA + 1 \]

Condition Code Register:
\[ \begin{array}{c} N \ \ \ \ Z \ \ \ \ V \ \ \ \ C \\ \uparrow \downarrow \ \uparrow \downarrow \ \uparrow \downarrow \ \uparrow \downarrow \end{array} \]

Valid address modes:
INH \ ($32$)

---

Mnemonic: **INS**
Definition: Increment Stack Pointer by 1
Function: Adds 1 to the Stack Pointer

\[ SP = SP + 1 \]

Condition Code Register:
\[ \begin{array}{c} N \ \ \ \ Z \ \ \ \ V \ \ \ \ C \\ \uparrow \downarrow \ \uparrow \downarrow \ \uparrow \downarrow \ \uparrow \downarrow \end{array} \]

Valid address modes:
INH \ ($38$)
Mnemonic: INX
Definition: Increment X Register by 1
Function: Adds 1 to the X register.

\[ X = X + 1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

Valid address modes:
INH  ($39$)
Mnemonic: JMP
Definition: Jump to new location and execute program.
Function: Loads PC with operand. Previous PC value is lost

\[
PC = M: M+1
\]

Condition Code Register:

\[
N \quad Z \quad V \quad C
\]

Valid address modes:
INDIR \ ($DB)\nEXT \ ($DC)\n
Mnemonic: JSR
Definition: Jump to subroutine and execute program.
Function: Loads PC with operand. Previous PC value is placed in memory at location designated by the Stack Pointer. The SP is then decremented by 2. This operation is matched with the RTS command which replaces PC with original value. Note that registers will not be saved during subroutine operations.

\[
STACK = PC ; SP = SP - 2;
PC = M: M+1
\]

Condition Code Register:

\[
N \quad Z \quad V \quad C
\]

Valid address modes:
INDIR \ ($DD)\nEXT \ ($DE)\n
Mnemonic: LDA
Definition: Place operand in A accumulator
Function: Replace current contents of A accumulator with operand.
Original contents of A accumulator are lost
\[ AA = M;M+1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\downarrow & \uparrow\downarrow & 0 & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:
IMM \((\$5D)\)  
DIR \((\$5E)\)  
INDIR \((\$5F)\)  
EXT \((\$60)\)  
INDX \((\$61)\)  

Mnemonic: LDB
Definition: Place operand in B accumulator
Function: Replace current contents of B accumulator with operand.
Original contents of B accumulator are lost
\[ BA = M;M+1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\downarrow & \uparrow\downarrow & 0 & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:
IMM \((\$62)\)  
DIR \((\$63)\)  
INDIR \((\$64)\)  
EXT \((\$65)\)  
INDX \((\$66)\)  

Mnemonic: LDS
Definition: Place operand in Stack Pointer
Function: Replace current contents of Stack Pointer with operand.
Original contents of Stack pointer are lost
SP = MM+1

Condition Code Register:

N  Z  V  C
↑↓  ↑↓  0  ↑↓

Valid address modes:
IMM ($67)
DIR ($68)
INDIR ($69)
EXT ($6A)
INDX ($6B)

Mnemonic: LDX
Definition: Place operand in X register
Function: Replace current contents of X register with operand.
Original contents of X register are lost
X = MM+1

Condition Code Register:

N  Z  V  C
↑↓  ↑↓  0  ↑↓

Valid address modes:
IMM ($6C)
DIR ($6D)
INDIR ($6E)
EXT ($6F)
INDX ($70)
Mnemonic: **LSL** (Same as **ASL**)
Definition: Perform Logical Shift Left on operand
Function: Shifts all bits of operand 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & 0 & \uparrow \\
\end{array}
\]

**Valid address modes:**

- **DIR** ($A7$)
- **INDIR** ($A8$)
- **EXT** ($A9$)
- **INDX** ($AA$)

Mnemonic: **LSLA** (Same as **ASLA**)
Definition: Perform Logical Shift Left on A accumulator
Function: Shifts all bits of A accumulator 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

**Valid address modes:**

- **INH** ($AB$)
Mnemonic: LSLB (Same as ASLB)
Definition: Perform Logical Shift Left on B accumulator
Function: Shifts all bits of B accumulator 1 place to the left. LSB is loaded with a zero. The C bit of the CCR contains the MSB.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($AC)

Mnemonic: LSR
Definition: Perform Logical Shift Right on operand
Function: Shifts all bits of operand 1 place to the right. MSB is replaced with zero. The C bit of the CCR contains the LSB.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
DIR ($B9)
INDIR ($BA)
EXT ($BB)
INDX ($BC)
Mnemonic: **LSRA**
Definition: Perform Logical Shift Right on A accumulator
Function: Shifts all bits of A accumulator 1 place to the right. The MSB is replaced with zero. The C bit of the CCR contains the LSB.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>⨳</td>
<td>⨳</td>
<td>⨳</td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($BD)

Mnemonic: **LSRB**
Definition: Perform Logical Shift Right on B accumulator
Function: Shifts all bits of B accumulator 1 place to the right. The MSB is replaced with zero. The C bit of the CCR contains the LSB.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>⨳</td>
<td>⨳</td>
<td>⨳</td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($BE)
Mnemonic: MUL
Definition: Multiply two 16-bit, 2's complement numbers
Function: Multiply the 2's complement number contained in A accumulator with the 2's complement number contained in B accumulator. Result is a 32-bit number whose high order word is in A Accumulator and low order word is in B accumulator.

\[ AA:BA = AA \times BA \]

Condition Code Register:
\[ \begin{array}{cccccc}
N & Z & V & C \\
\uparrow \downarrow & \uparrow \downarrow & \uparrow \downarrow & \uparrow \downarrow 
\end{array} \]

Valid address modes:
INH ($A6)

Mnemonic: NEG
Definition: Perform 2's complement of operand (1 word)
Function: Perform 2's complement of the word at the location specified by the user. Equivalent to 1's complement +1.

\[ M:M+1 = \$0000 - M:M+1 \]

Condition Code Register:
\[ \begin{array}{cccccc}
N & Z & V & C \\
\uparrow \downarrow & \uparrow \downarrow & \uparrow \downarrow & \uparrow \downarrow 
\end{array} \]

Valid address modes:
DIR ($3D)
INDIR ($3E)
EXT ($3F)
INDX ($40)
Mnemonic: **NEGA**
Definition: Perform 2's complement of A accumulator
Function: Perform 2's complement of A accumulator. Equivalent to 1's complement +1.

\[ AA = 0000 - AA \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($3A)

Mnemonic: **NEGB**
Definition: Perform 2's complement of B accumulator
Function: Perform 2's complement of B accumulator. Equivalent to 1's complement +1.

\[ BA = 0000 - BA \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($3B)
Mnemonic: NOP  
Definition: No Operation  
Function: PC is incremented by 2 (as in normal instruction) otherwise all condition codes are held constant. This instruction is useful in debugging as well in implementing software delays.

Condition Code Register:

```
  N  Z  V  C
  -  -  -  -
```

Valid address modes:
INH ($01)

Mnemonic: ORA
Definition: Logically OR operand and A accumulator
Function: Logical binary OR operand with A accumulator and place the result in A accumulator.

\[ AA = AA \ll M \gg M+1 \]

Condition Code Register:

```
  N  Z  V  C
  ↑↓  ↑↓  0  ↑↓
```

Valid address modes:
IMM ($B3)
DIR ($B4)
INDIR ($B5)
EXT ($B6)
INDX ($B7)
Mnemonic:          ORB
Definition:        Logically OR operand and B accumulator
Function:          Logical binary OR operand with B accumulator and place the result in B accumulator.

\[ BA = BA \parallel M: M+1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\uparrow & \uparrow\uparrow & 0 & \uparrow\uparrow
\end{array}
\]

Valid address modes:
IMM           ($B8)
DIR           ($A3)
INDIR         ($A4)
EXT           ($DA)
INDX          ($33)

Mnemonic:        PSHA
Definition:       Push A accumulator on stack.
Function:         Place A accumulator contents in memory using Stack Pointer as address and decrement stack pointer by 2. The value of AA is unchanged.

\[ \text{STACK} = AA ; \text{SP} = \text{SP} - 2; \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & -
\end{array}
\]

Valid address modes:
INH           ($71)
Mnemonic: PSHB
Definition: Push B accumulator on stack.
Function: Place B accumulator contents in memory using Stack Pointer as address and decrement stack pointer by 2. The value of BA is unchanged.

\[ \text{STACK} = BA; \text{SP} = \text{SP} - 2; \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
INH ($72$)

Mnemonic: PSHX
Definition: Push X register on stack.
Function: Place X register contents in memory using Stack Pointer as address and decrement stack pointer by 2. The value of X is unchanged.

\[ \text{STACK} = X; \text{SP} = \text{SP} - 2; \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
INH ($73$)
Mnemonic: PULA
Definition: Pull A accumulator from stack.
Function: Replace A accumulator contents with memory using Stack Pointer as address after incrementing stack pointer by 2. The original value of AA is lost.

\[\text{SP} = \text{SP} + 2; \text{AA} = \text{STACK};\]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($74)

Mnemonic: PULB
Definition: Pull B accumulator from stack.
Function: Replace B accumulator contents with memory using Stack Pointer as address after incrementing stack pointer by 2. The original value of BA is lost.

\[\text{SP} = \text{SP} + 2; \text{BA} = \text{STACK};\]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($75)
Mnemonic: **PULX**
Definition: Pull X accumulator from stack.
Function: Replace X accumulator contents with memory using Stack Pointer as address after incrementing stack pointer by 2. The original value of X is lost.

\[ \text{SP} = \text{SP} + 2; \ X = \text{STACK}; \]

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
\hline
- & - & - & - \\
\end{array} \]

Valid address modes:
INH (\$76)

Mnemonic: **ROL**
Definition: Rotate operand bits left through carry
Function: Shifts all bits of operand 1 place to the left. LSB is replaced with the carry bit. The C bit of the CCR contains the MSB at the end of the operation.

Condition Code Register:

\[ \begin{array}{cccc}
N & Z & V & C \\
\hline
\uparrow\downarrow & \uparrow\downarrow & \uparrow\downarrow & \uparrow\downarrow \\
\end{array} \]

Valid address modes:
DIR (\$BF)
INDIR (\$CO)
EXT (\$C1)
INDX (\$C2)
Mnemonic: ROLA
Definition: Rotate A accumulator bits left through carry
Function: Shifts all bits of A accumulator 1 place to the left. LSB is loaded from C bit of CCR. The C bit of the CCR contains the MSB at the end of the operation.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($C3)

Mnemonic: ROLB
Definition: Rotate B accumulator bit left through carry.
Function: Shifts all bits of B accumulator 1 place to the left. LSB is loaded from C bit of CCR. The C bit of the CCR contains the MSB at the end of the operation

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($C4)
Mnemonic: ROR
Definition: Rotate operand bits right through carry
Function: Shifts all bits of operand 1 place to the right. MSB is replaced with the carry bit. The C bit of the CCR contains the LSB at the end of the operation.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
DIR ($C5)
INDIR ($C6)
EXT ($C7)
INDX ($C8)

Mnemonic: RORA
Definition: Rotate A accumulator bits right through carry
Function: Shifts all bits of A accumulator 1 place to the right. MSB is loaded from C bit of CCR. The C bit of the CCR contains the LSB at the end of the operation.

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($C9)
Mnemonic: RORB
Definition: Rotate B accumulator bit right through carry.
Function: Shifts all bits of B accumulator 1 place to the right. MSB is loaded from C bit of CCR. The C bit of the CCR contains the LSB at the end of the operation

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($CA)

Mnemonic: RTI
Definition: Return from Interrupt Service Routine
Function: Replace all registers with original contents by pulling stored values from stack. Order of replacement is PC, X, B, A, CCR. The stack pointer will be reset to its original value in the process of removing items from the stack. Because the CCR is a 4 bit register, only the 4 LSB of the memory location are used. Current contents of each register is lost.

```
SP = SP + 2; PC = STACK;
SP = SP + 2; X = STACK;
SP = SP + 2; BA = STACK;
SP = SP + 2; AA = STACK;
SP = SP + 2; CCR = STACK;
```

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Valid address modes:
INH ($DF)
Mnemonic: \textit{RTS}  
Definition: Return from Subroutine  
Function: Replace the PC with original contents by pulling stored value from stack. Current contents are lost.  
\[SP = SP + 2; \text{PC} = \text{STACK};\]  
Condition Code Register:  
\[
\begin{array}{cccc}
N & Z & V & C \\
\_ & \_ & \_ & \_ \\
\end{array}
\]  
Valid address modes:  
INH \ ($\$E0$)  

Mnemonic: \textit{SBA}  
Definition: Subtract B accumulator from A accumulator  
Function: Subtracts the B accumulator from the A accumulator and stores the result in A accumulator. The contents of B accumulator are not modified.  
\[AA = AA - BA\]  
Condition Code Register:  
\[
\begin{array}{cccc}
N & Z & V & C \\
\_ & \_ & \_ & \_ \\
\_ & \_ & \_ & \_ \\
\_ & \_ & \_ & \_ \\
\end{array}
\]  
Valid address modes:  
INH \ ($\$42$)
Mnemonic: **SBCA**
Definition: Subtract operand and carry bit from A accumulator
Function: Subtract operand from A accumulator along with the C bit of the CCU and place the result in A accumulator.

\[ AA = AA - M: M+1 - C \]

Condition Code Register:
- \( N \)
- \( Z \)
- \( V \)
- \( C \)

Valid address modes:
- IMM\((\$43)\)
- DIR\((\$44)\)
- INDIR\((\$45)\)
- EXT\((\$46)\)
- INDX\((\$47)\)

Mnemonic: **SBCB**
Definition: Subtract operand and carry bit from B accumulator
Function: Subtract operand from B accumulator along with the C bit of the CCU and place the result in B accumulator.

\[ BA = BA - M: M+1 - C \]

Condition Code Register:
- \( N \)
- \( Z \)
- \( V \)
- \( C \)

Valid address modes:
- IMM\((\$48)\)
- DIR\((\$49)\)
- INDIR\((\$4A)\)
- EXT\((\$4B)\)
- INDX\((\$4C)\)
**Mnemonic:** SBX  
**Definition:** Subtract B accumulator from X register  
**Function:** Subtract B Accumulator from X Index Register. Result is placed in X Index Register. B accumulator remains unchanged.

\[ X = X - BA \]

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow & \uparrow & \uparrow & \uparrow \\
\end{array}
\]

**Valid address modes:**

INH ($41$)

---

**Mnemonic:** SEC  
**Definition:** Set Carry bit in CCR  
**Function:** Sets the Carry bit in the CCR. All other values in the CCR are held constant.

\[ C = 1 \]

**Condition Code Register:**

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & 1 \\
\end{array}
\]

**Valid address modes:**

INH ($E5$)
Mnemonic: SEV
Definition: Set Overflow bit in CCR
Function: Sets the Overflow bit in the CCR. All other values in the CCR are held constant.

\[ V = 1 \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & 1 & - \\
\end{array}
\]

Valid address modes:
INH \ ($E7$)

Mnemonic: SMSK
Definition: Set Interrupt Mask
Function: Set Interrupt Mask to value specified in byte immediately following opcode. This is the only commands that uses the 1 byte Immediate addressing format. The MSB if the byte is corresponds to the highest priority interrupt. A 1 in a bit position enables the interrupt.

\[ \text{MASK} = M \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
- & - & - & - \\
\end{array}
\]

Valid address modes:
IMM (1 byte) \ ($E9$)
Mnemonic: STA
Definition: Store A accumulator in Memory
Function: Place contents of A accumulator in memory at location specified by operand.

\[ MM+1 = AA \]

Condition Code Register:

\[
\begin{array}{ccccc}
N & Z & V & C \\
\downarrow & \downarrow & \downarrow & \downarrow & \downarrow
\end{array}
\]

Valid address modes:
- DIR ($77)
- INDIR ($78)
- EXT ($79)
- INDX ($7A)

Mnemonic: STB
Definition: Store B accumulator in Memory
Function: Place contents of B accumulator in memory at location specified by operand.

\[ MM+1 = BA \]

Condition Code Register:

\[
\begin{array}{ccccc}
N & Z & V & C \\
\downarrow & \downarrow & \downarrow & \downarrow & \downarrow
\end{array}
\]

Valid address modes:
- DIR ($7B)
- INDIR ($7C)
- EXT ($7D)
- INDX ($7E)
Mnemonic: STX
Definition: Store X register in Memory
Function: Place contents of X register in memory at location specified by operand.

\[ M_{M+1} = X \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\downarrow & \downarrow & 0 & \downarrow \\
\end{array}
\]

Valid address modes:
- DIR ($7F)
- INDIR ($80)
- EXT ($81)
- INDX ($82)

Mnemonic: SUBA
Definition: Subtract operand from A accumulator
Function: Subtract operand from A accumulator and place the result in A accumulator.

\[ AA = AA - M_{M+1} \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\downarrow & \downarrow & \uparrow & \uparrow \\
\end{array}
\]

Valid address modes:
- IMM ($4D)
- DIR ($4E)
- INDIR ($4F)
- EXT ($50)
- INDX ($51)
Mnemonic: SUBB
Definition: Subtract operand from B accumulator
Function: Subtract operand from B accumulator and place the result in B accumulator.

\[ BA = BA - M: \text{M}+1 \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
<td>↑↓</td>
</tr>
</tbody>
</table>

Valid address modes:
- IMM ($52)
- DIR ($53)
- INDIR ($54)
- EXT ($55)
- INDX ($56)

Mnemonic: TAB
Definition: Transfer A accumulator to B accumulator.
Function: Transfer contents of A accumulator to B accumulator. The original contents of B accumulator are lost. The contents of A accumulator are not changed.

\[ BA = AA \]

Condition Code Register:

<table>
<thead>
<tr>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>↑↓</td>
<td>↑↓</td>
<td>0</td>
<td>↑↓</td>
</tr>
</tbody>
</table>

Valid address modes:
- INH ($83)
Mnemonic: TBA
Definition: Transfer B accumulator to A accumulator.
Function: Transfer contents of B accumulator to A accumulator. The original contents of A accumulator are lost. The contents of B accumulator are not changed.

\[ AA = BA \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\downarrow & \uparrow\downarrow & 0 & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:
INH ($84)

---

Mnemonic: TBS
Definition: Transfer B accumulator to Stack Pointer
Function: Transfer contents of B accumulator to Stack Pointer. The original contents of the Stack Pointer are lost. The contents of B accumulator are not changed.

\[ SP = BA \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\uparrow\downarrow & \uparrow\downarrow & 0 & \uparrow\downarrow \\
\end{array}
\]

Valid address modes:
INH ($85)
Mnemonic: TEST
Definition: Diagnostics test of ALU and RAM
Function: Series of operations are performed in the ALU to
determine if it is functioning properly. If successful, the
computer will then begin writing and reading known RAM
locations. If this is successful, the program execution
will continue. Otherwise, the location of the bad RAM will
be continuously forced onto the data bus. To determine
this value, use an LED arrangement as described in the
Diagnostics section.

Condition Code Register:

N  Z  V  C
-  -  -  -

Valid address modes:
INH  ($EA)
Mnemonic: TSB
Definition: Transfer Stack Pointer to B accumulator.
Function: Transfer contents of Stack Pointer to B accumulator. The original contents of B accumulator are lost. The contents of the Stack Pointer are not changed.

\[ BA = SP \]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\downarrow & \downarrow & 0 & \downarrow
\end{array}
\]

Valid address modes:
INH ($86)

Mnemonic: WAI
Definition: Wait for Interrupt
Function: Place all registers onto stack and wait for interrupt. Registers are pushed onto stack in this order: CCR, AA, BA, X, PC

\[
\begin{align*}
\text{STACK} & = \text{CCR; SP = SP - 2; } \\
\text{STACK} & = \text{AA; SP = SP - 2;} \\
\text{STACK} & = \text{BA; SP = SP - 2; } \\
\text{STACK} & = \text{X; SP = SP - 2;} \\
\text{STACK} & = \text{PC; SP = SP - 2; }
\end{align*}
\]

Condition Code Register:

\[
\begin{array}{cccc}
N & Z & V & C \\
\downarrow & \downarrow & \downarrow & \downarrow
\end{array}
\]

Valid address modes:
INH ($E1)
MICROCODE - FORMAT AND DEFINITIONS

The following terms are defined as a set of mnemonics for the actions being performed by the data in the pipeline register:

Clear μ-status register carry bit:

\[ \mu c := 0; \quad \text{CE}_M := 1 \]
\[ 2904 \ l_{0.5} := 001100 \]

Set μ-status register carry bit:

\[ \mu c := 1; \quad \text{CE}_M := 1 \]
\[ 2904 \ l_{0.5} := 001101 \]

Clear μ-status carry bit and update M-status register:

\[ \mu c := 0; \rightarrow \text{MR}; \quad \text{CE}_M := 0 \]
\[ 2904 \ l_{0.5} := 001100 \]

Set μ-status carry bit and update M-status register:

\[ \mu c := 1; \rightarrow \text{MR}; \quad \text{CE}_M := 0 \]
\[ 2904 \ l_{0.5} := 001101 \]

Update M-status register:

\[ \rightarrow \text{MR}; \quad \text{CE}_M := 0 \]
\[ 2904 \ l_{0.5} := 111111 \]

Goto new address:

\[ \text{goto } ??; \quad 29811 \ l_{0.4} := 1111 \]
\[ A_0 - A_{11} := \text{next address} \]
Disable access to Negative bit in Machine Status Reg:
Mnd;

Enable access to Negative bit in Machine Status Reg:
Mne;

Disable access to Overflow bit in Machine Status Reg:
Mvd;

Enable access to Overflow bit in Machine Status Reg:
Mve;

Disable access to Zero bit in Machine Status Reg:
Mzd;

Enable access to Zero bit in Machine Status Reg:
Mze;

Disable access to Carry bit in Machine Status Reg:
Mcd;

Enable access to Carry bit in Machine Status Reg:
Mce;

Clear all enabled bits in Machine Status Register:
Clr MR;

2904 \( E_N^* := 1 \)
2904 \( E_V^* := 1 \)
2904 \( E_Z^* := 1 \)
2904 \( E_C^* := 1 \)
2904 \( E_N^* := 0 \)
2904 \( E_V^* := 0 \)
2904 \( E_Z^* := 0 \)
2904 \( E_C^* := 0 \)
2904 \( CE_{M}^* := 0 \)
2904 \( l_{0.5} := 000011 \)
Set all enabled bits in Machine Status Register:
Set MR;

\[
\begin{align*}
CE_M^* & := 0 \\
2904_{10} \cdot 5 & := 000001
\end{align*}
\]

Set Interrupt mask equal to lower byte of Data Bus values:
RMSK;

\[
\begin{align*}
2914_{10} \cdot 3 & := 1110 \\
I_E^* & := 0
\end{align*}
\]

Enable Interrupts:

\[
\begin{align*}
irqe := 1; \\
2914_{10} \cdot 3 & := 1111 \\
I_E^* & := 0
\end{align*}
\]

Disable Interrupts:

\[
\begin{align*}
irqe := 0; \\
2914_{10} \cdot 3 & := 1101 \\
I_E^* & := 0
\end{align*}
\]

Read value from external memory:

\[
\begin{align*}
rd; \\
EME & := 1 \\
R/W^* & := 1 \\
RLE^* & := 0 \\
RE^* & := 1
\end{align*}
\]

Write value to external memory:

\[
\begin{align*}
wr; \\
EME & := 1 \\
R/W^* & := 0 \\
RE^* & := 0 \\
RLE^* & := 1
\end{align*}
\]

Enable external memory:

\[
\begin{align*}
en; \\
EME & := 1 \\
R/W^* & := 1 \\
RLE^* & := 0 \\
RE^* & := 1
\end{align*}
\]
Read internal memory:
intrd; IME := 0
R/W* := 1
RLE* := 0
RE* := 1

Enable internal memory:
en; IME := 0
R/W* := 1
RLE* := 0
RE* := 1

Enable command ROM and Jump to location specified;
cromen; 29811 l0.4 := 0010

Enable interrupt ROM:
irqvecen; EN := 1

The following inputs determine the origin of the ALU operands:
R = MBR EA* := 1; l0 := 0; OEB* := 0;
S = CCR EA* := 0; l0 := 0; OEB* := 1;
R,S = RAM EA* := 0; l0 := 0; OEB* := 0;
The following registers are referenced with the associated codes:

<table>
<thead>
<tr>
<th>Register</th>
<th>Code for A₀ - A₃ (S), B₀ - B₃ (R):</th>
</tr>
</thead>
<tbody>
<tr>
<td>a</td>
<td>0000</td>
</tr>
<tr>
<td>b</td>
<td>0001</td>
</tr>
<tr>
<td>c</td>
<td>0010</td>
</tr>
<tr>
<td>d</td>
<td>0011</td>
</tr>
<tr>
<td>e</td>
<td>0100</td>
</tr>
<tr>
<td>f</td>
<td>0101</td>
</tr>
<tr>
<td>g</td>
<td>0110</td>
</tr>
<tr>
<td>h (1)</td>
<td>0111</td>
</tr>
<tr>
<td>i (0)</td>
<td>1000</td>
</tr>
<tr>
<td>j (bmask)</td>
<td>1001</td>
</tr>
<tr>
<td>k (15)</td>
<td>1010</td>
</tr>
<tr>
<td>l (AA)</td>
<td>1011</td>
</tr>
<tr>
<td>m (BA)</td>
<td>1100</td>
</tr>
<tr>
<td>n (X)</td>
<td>1101</td>
</tr>
<tr>
<td>o (SP)</td>
<td>1110</td>
</tr>
<tr>
<td>p (PC)</td>
<td>1111</td>
</tr>
</tbody>
</table>

Remember that the register indexed by A₀ - A₃ (S), will be the register written to if the RE’i signal is low when the 2903 clock is low.
The following functions are performed using the associated codes:

Function: $S := S - R - 1 + \mu_c$;  
$S := R - S - 1 + \mu_c$;  
$S := R + S + \mu_c$;  
$S := S + \mu_c$;  
$S := R + \mu_c$;  
$S := \sim S + \mu_c$;  
$S := \sim R + \mu_c$;  
$S := \text{band} (R,S)$;  
$S := \text{band} (\sim R,S)$;  
$S := \text{bor} (R,S)$;  
$S := R (+) S$;  
$	ext{Divide} 1 (R,S)$  
$	ext{Divide} (R,S)$  
$	ext{Divcor} (R,S)$  
$	ext{Mult} (R,S)$  
$	ext{Multlist} (R,S)$  
$	ext{sxtnd} (S)$

Code for 2903 $l_1 - l_{5a} - l_{5b} - l_8$
(Note: $l_{5a}$ and $l_{5b}$ will be identical except for sxtnd command)

$S := S - R - 1 + \mu_c$;  
$S := R - S - 1 + \mu_c$;  
$S := R + S + \mu_c$;  
$S := S + \mu_c$;  
$S := R + \mu_c$;  
$S := \sim S + \mu_c$;  
$S := \sim R + \mu_c$;  
$S := \text{band} (R,S)$;  
$S := \text{band} (\sim R,S)$;  
$S := \text{bor} (R,S)$;  
$S := R (+) S$;  
$	ext{Divide} 1 (R,S)$  
$	ext{Divide} (R,S)$  
$	ext{Divcor} (R,S)$  
$	ext{Mult} (R,S)$  
$	ext{Multlist} (R,S)$  
$	ext{sxtnd} (S)$

Function:  
$	ext{iShift}(S)$  
$	ext{iShift}(S,Q)$  
$	ext{rShift}(S)$  
$	ext{arShift}(S)$  
$	ext{rrtc}(S)$  
$	ext{rltc}(S)$

Code for 2904 $l_6 - l_{10}$

$	ext{iShift}(S)$  
$	ext{iShift}(S,Q)$  
$	ext{rShift}(S)$  
$	ext{arShift}(S)$  
$	ext{rrtc}(S)$  
$	ext{rltc}(S)$
For the 2904 to provide the proper condition for the complex condition situations, the 2904 must be passed the following codes:

<table>
<thead>
<tr>
<th>Function</th>
<th>Code for 2904 $l_0 - l_5$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Mc$</td>
<td>101010</td>
</tr>
<tr>
<td>$\sim Mc$</td>
<td>101011</td>
</tr>
<tr>
<td>$Mz$</td>
<td>100100</td>
</tr>
<tr>
<td>$\sim Mz$</td>
<td>100101</td>
</tr>
<tr>
<td>$Mn \oplus Mv$</td>
<td>100010</td>
</tr>
<tr>
<td>$Mn \oplus Mv | Mz$</td>
<td>100000</td>
</tr>
<tr>
<td>$Mz | Mc$</td>
<td>101000</td>
</tr>
<tr>
<td>$\sim Mz &amp;&amp; (Mv \cdot Mn)$</td>
<td>100001</td>
</tr>
<tr>
<td>$\sim Mz &amp;&amp; \sim Mc$</td>
<td>101001</td>
</tr>
<tr>
<td>$Mn \cdot Mv$</td>
<td>100011</td>
</tr>
<tr>
<td>$Mn$</td>
<td>101110</td>
</tr>
<tr>
<td>$\sim Mn$</td>
<td>101111</td>
</tr>
<tr>
<td>$Mv$</td>
<td>100110</td>
</tr>
<tr>
<td>$\sim Mv$</td>
<td>100111</td>
</tr>
<tr>
<td>$\mu z$</td>
<td>010100</td>
</tr>
<tr>
<td>$\sim \mu z$</td>
<td>010101</td>
</tr>
<tr>
<td>$\mu n$</td>
<td>011110</td>
</tr>
<tr>
<td>$\sim \mu n$</td>
<td>011111</td>
</tr>
</tbody>
</table>
MICROCODE - ADDRESSING FORMAT

Since the first part of every instruction is related to the addressing mode it uses, a general discussion of addressing in microcode will be presented in this section. This will allow a greater emphasis on the microcode used to implement each instruction. A table of pipeline values that corresponds to the microcode format used to describe each command was presented before this section.

There are seven possible addressing modes for this instruction set. These modes are: Immediate, Direct, Indirect, Extended, Indexed, Inherent and Relative offset. Some modes are for specific types of instructions. For example, the Relative offset mode of addressing is specific for branch instructions, since it only passes a 1 byte signed offset that can be used to modify the PC if the necessary conditions are true.

Addressing modes that are used with operations that modify a location of memory, must retain the location of the operand to return the modified value to memory. This is done by placing the operand in scratch RAM register "a" and the address of the operand in scratch register "b" at the end of each addressing mode code. Each addressing mode is similar in this respect.

It must be noted that with the current memory decoding scheme, all memory access must be limited to an even address ($0000, $1212, $E000, etc...). If the read (or write) of an odd address is attempted, the data is shifted down one address. For example, if the word #$3050 was written to memory and the address for the write was $E345, the word would be passed to locations $E344:$E345. Location $E346 would not be modified. The programmer must take this into account while doing relative addressing as well, since the opcode always appears at an even address as well.

Each mode will be presented individually in the following paragraphs. In addition, the format used to replace a modified operand in memory will be discussed in the final paragraphs.
In this method of addressing a constant is passed to the ALU in the word directly after the microcode word. The format of this mode, as discussed in the Programmer's model, is: op 00 hh II. The microcode for this addressing format is:

(1) \( \mu c := 1; \)
(2) \( PC := PC + 1 + \mu c; \mu c := 0; \)
(3) \( MAR := \sim PC + \mu c; \mu c := 1; rd; \)
(4) \( PC := PC + 1 + \mu c; \mu c := 0; rd; \)
(5) \( a := \sim MBR + \mu c; \mu c := 0; \)

Line (1) sets the carry bit for the next instruction. The 2903 allows for increment by 2, but the method for doing this is seen in line (2). This line increments the PC by 2, so the PC now holds the address of the operand (word). Line (2) also clears the carry bit for the next instruction. The next line inverts the PC and places it in the Memory Access Register. The inversion is necessary, because the 2917 bus interface will reinvert the address as it is placed on the bus. The inverted address would create problems in the I/O decode, so the CPU inverts the address before it is placed in the register.

Line (3) also engages the read line to enable the data to be piped onto the data bus. This signal must be held for two successive clock cycles to ensure that the data is valid. This is due to the choice of memory chips for both RAM and ROM. If better quality memory chips were used, this would not be necessary. However, since this project was under a time constraint, familiar parts were used rather than using a new, unfamiliar family of memory devices. This line also sets the \( \mu c \) bit for the next instruction.

Line (4) increments the PC by 2. This ensures that the PC will be pointing at the next opcode when it returns from this instruction. The final line loads the memory buffer register into scratch RAM register "a" in the 2903. The MBR value must be inverted because the 2917 inverts in either direction. Since the immediate
addressing mode has no specific location of operand, RAM register "b" is not used.

Note that 1 instruction (SMSK) uses a 1 byte immediate format in its implementation. The microcode for this addressing format is included in the microcode description and does not use the above microcode to retrieve the necessary operand.

Direct Addressing:

This addressing mode is used to access the first 256 bytes in the memory. Since the majority of this space is user available RAM, this addressing mode is ideal for I/O intensive application. The addressing format for this mode is : op ll. The microcode used for this addressing mode is:

\begin{align*}
(1) & \quad \mu c := 0; \text{ en}; \\
(2) & \quad b := \text{ band } (\sim \text{ MBR}, \text{ bmask}); \mu c := 0; \\
(3) & \quad \text{MAR} := \sim b + \mu c; \mu c := 1; \text{ rd}; \\
(4) & \quad \text{PC} := \text{PC} + 1 + \mu c; \mu c := 0; \text{ rd}; \\
(5) & \quad a := \sim \text{ MBR} + \mu c; \mu c := 0; \\
\end{align*}

Line (1) clears the carry for the first bit while maintaining the memory enable. This ensures that the data in MBR will still be the opcode word. The lower byte of this word is used to address the first 256 bytes of memory. Line (2) performs a binary AND of the word and the bmask. The bmask is a 1 word mask that contains 0's in the upper byte positions and 1's in the lower. This effectively creates an address of the opcode word that can address the necessary memory. Again, the MBR is inverted when passed into the ALU. The new address is inverted and placed in the MAR in line (3) and the read signal is engaged. Notice that the address of the operand is now in scratch register "b". This will ensure that the address will be available if the modified operand needs to be rewritten to this location.
Line (4) increments the PC as before to point at the next opcode word. The read signal remains engaged during this procedure. In line (5), the data is read from the MBR, inverted and placed in scratch register "a".

**Indirect Addressing**:

This addressing mode can be very useful if a full word pointer to memory is used to address the operand. Indirect addressing allows the programmer to use an address that points to an address where the operand is located (see figure below).

```
Address
```

The format for this addressing mode is: \( \text{op} 00 \text{ hh } \text{Il} \). The microcode used to implement this mode is slightly longer than the rest of the addressing modes. This is due to the higher number of memory accesses needed to support this instruction. The microcode is shown below:

```
(1) \( \mu c := 1; \)
(2) \( PC := PC + 1 + \mu c; \mu c := 0; \)
(3) \( MAR := \sim PC + \mu c; \mu c := 1; rd; \)
(4) \( PC := PC + 1 + \mu c; \mu c := 0; rd; \)
(5) \( MAR := MBR + \mu c; rd; \)
(6) \( \mu c := 0; rd; \)
(7) \( MAR := b := MBR + \mu c; \mu c := 0; rd; \)
(8) \( b := \sim b + \mu c; \mu c := 0; rd; \)
(9) \( a := \sim MBR + \mu c; \mu c := 0; \)
```

The first line of the code sets the carry bit for the next instruction. The PC must be incremented to address the operand. The PC is then inverted and placed in the MAR while the read signal is engaged.
While the CPU is waiting for the memory to become valid, the PC is again incremented to point at the next instruction. When the data is valid, it is passed directly to the MAR and the read signal is held active. The value does not need to be inverted since the 2917 will invert the address before it is placed on the bus.

The read signal is held until the data is valid, then the operand address is stored in "b" while the value is passed to the MAR. The read signal is still engaged during this process. During the delay for valid data, the value stored in register "b" is inverted and replaced. When the valid data is read from the MBR, the value is inverted and placed in register "a".

Extended Addressing:

Extended addressing allows the programmer to directly address the operand. The format for this instruction is: \( \text{op 00 hh II} \). This format is exactly like the indirect addressing format, except the address given is for the actual operand, not a pointer to the operand.

The microcode for this addressing mode is:

1. \( \mu c := 1; \)
2. \( \text{PC} := \text{PC} + 1 + \mu c; \mu c := 0; \)
3. \( \text{MAR} := \neg \text{PC} + \mu c; \mu c := 1; \text{rd}; \)
4. \( \text{PC} := \text{PC} + 1 + \mu c; \mu c := 0; \text{rd}; \)
5. \( \text{MBR} := b := \text{MBR} + \mu c; \mu c := 0; \text{rd} \)
6. \( b := \neg b + \mu c; \mu c := 0; \text{rd}; \)
7. \( a := \neg \text{MBR} + \mu c; \mu c := 0; \)

This addressing mode is very similar to the indirect addressing mode, except 1 memory access is removed. As usual, the first instruction is to ensure the \( \mu c \) is in the proper state for the second instruction. Line (2) increments the PC to point at the address of the operand. The PC is then inverted and passed to the MAR, while
engaging the read signal. The read signal remains engaged as the PC is incremented again to point at the next opcode. When the data is valid, it is passed to the MAR and stored in "b" register without inverting it. During the next read cycle, the "b" register is inverted. The final instruction inverts the data from the MBR and stores the operand in register "a".

Indexed Addressing:

This addressing mode uses the index register "X" to provide a base address. A 1 byte offset (unsigned) is in the byte immediately following the opcode byte. This offset is temporarily added to the "X" register to provide the CPU with the address of the operand. The address mode format is: op II. The microcode used to implement the instruction is:

(1) \( \mu c := 0; \) \( \text{en;} \)
(2) \( b := \text{band} (\sim \text{MBR}, \text{bmask}); \mu c := 0; \)
(3) \( b := b + X + \mu c; \mu c := 0; \)
(4) \( \text{MAR} := \sim b + \mu c; \mu c := 1; \) \( \text{rd;} \)
(5) \( \text{PC} := \text{PC} + 1 + \mu c; \mu c := 0; \) \( \text{rd;} \)
(6) \( a := \sim \text{MBR} + \mu c; \mu c := 0; \)

The first line sets the \( \mu c \) for the next instruction, while keeping the data on the data bus valid. The next instruction uses this data to determine the necessary offset by removing the upper byte. The lower byte is then added to the X register and the result is stored in the "b" register. The inverse of the "b" register is then stored in the MAR and the read signal is engaged. The read signal remains engaged as the PC is incremented to point at the next opcode. In the final cycle, the MBR is inverted and placed in register "a".

This mode is very similar to the direct addressing mode, except the offset is added to the X register to determine the address of the operand. In the direct addressing mode, the offset is effectively added to $0000.

Inherent Addressing:
from memory. Therefore, all instructions that are inherently addressed do not have any other instructions associated with their implementation, except those seen by their mnemonic in the microcode listing.

**Relative Offset Addressing**:

This mode is used with all branch instructions. The offset is found in the byte that follows the opcode. The byte is a signed offset that is added to the PC. This offset must have the sign bit extended through the upper byte to provide the ALU with a valid signed number. The format for this addressing mode is: op II. The microcode for this addressing mode is:

(1) \( \mu c := 0; \) en;
(2) \( a := \text{band}(\sim \text{MBR,bmask}); \mu c := 0; \)
(3) \( a := \text{sxtnd}(a); \mu c := 0; \)

The first instruction maintains the data in the MBR while setting the \( \mu c \) for the next instruction. The next instruction masks out the upper byte of the instruction and replaces it with zeros. The last instruction, extends the sign bit through the upper byte in order to provide the ALU with a 16-bit signed representation of the 1 byte offset.
Returning the modified operand to memory:

Some instructions modify the operand and then replace it in memory. These instructions end with the expression "goto ***". The location specified contains the following instructions which write the value contained in register "a" to the location found in register "b", then return to the beginning of the fetch routine:

1. \( \text{MBR} := \sim a + \mu c; \mu c := 0; \)
2. \( \text{MAR} := \sim b + \mu c; \mu c := 0; \text{wr}; \)
3. \( \mu c := 0; \text{wr}; \text{goto 14}; \)
MICROCODE - INSTRUCTIONS

The macro instruction set for this project has been modeled around the Motorola 6800 family of microprocessors. The largest differences have been in the interrupt structure (SMSK and CMSK). All commands that referenced Index Register Y were not implemented. There are a few new commands to manipulate the Stack Pointer and perform a RAM and ALU test.

The first part of the microprogram that merits discussion is the power-up routine. This routine is located at address zero in the ROM decode and is called by the 29811 JUMP TO ZERO instruction (see hardware POWER-UP). The microcode used at power-up is seen below (see Register Table for location of active registers and constants in 2903 RAM):

1. \( \mu c := 1; \)
2. \( i := i - 1 + \mu c; \mu c := 0; \)
3. \( \text{MAR} := -i + \mu c; \mu c := 0; \text{inrd}; \)
4. \( h := i + 1 + \mu c; \mu c := 0; \text{inrd}; \)
5. \( \text{PC} := -\text{MBR} + \mu c; \mu c := 0; \)
6. \( \text{MAR} := -h + \mu c; \mu c := 0; \text{inrd}; \)
7. \( a := h + 1 + \mu c; \mu c := 0; \text{inrd}; \)
8. \( \text{SP} := -\text{MBR} + \mu c; \mu c := 0; \)
9. \( \text{MAR} := -a + \mu c; \mu c := 0; \text{inrd}; \)
10. \( a := a + 1 + \mu c; \mu c := 0; \text{inrd}; \)
11. \( j := -\text{MBR} + \mu c; \mu c := 0; \)
12. \( \text{MAR} := -h + \mu c; \mu c := 0; \text{inrd}; \)
13. \( a := a + 1 + \mu c; \mu c := 0; \text{inrd}; \)
14. \( k := -\text{MBR} + \mu c; \mu c := 0; \)

The first set of instructions loads a zero in register "i". This is then used to address the internal ROM (see Hardware - Power Up circuit) and read the first constant (default PC). During the read, a one is stored in register "h". This is used during the next read routine to
retrieve the next constant (SP). This continues until all constants are loaded into the 2903 RAM.

This should set up all necessary constants and load in default values for the PC ($C000) and the SP ($3FFE). The other values are constants necessary for start-up operation. The next code is the fetch, decode and execute section of the microcode. All instructions jump back to this location upon completion. Note that the first instruction checks for any active interrupt requests.
This routine first checks for an active interrupt. If the interrupt is active, all interrupts are disabled. Next, all active registers are pushed onto the stack. Finally, the interrupt vector prom is enabled and the current interrupt vector is read into the "a" register. The interrupt service routine's location is then read from somewhere in the first 9 words of RAM. This location is loaded into the PC and the fetch routine is activated. Note that a programmer has the ability to
"nest" interrupts since the stack quite large and a programmer can reenable interrupts with the ENI command, but this is not recommended because the sequencing must be very exact.

The next pages contain the microcode used to implement the proposed macrocode.
Microcode listing of all instructions:

ABA  
[INH (02)] 

μc := 0;  
AA := AA + BA + μc; -> MR, μc := 1;  
PC := PC + 1 + μc; μc := 0; goto 14;

Carry bit is cleared. AA is replaced with AA + BA + μc. Machine Register is updated.  
PC is incremented. Jump to Fetch.

ABX  
[INH (03)]

μc := 0;  
X := BA + X + μc; -> MR; μc := 1;  
PC := PC + 1 + μc; μc := 0; goto 14;

ADCA  
[IMM (0E)]

MR -> μR;  
AA := AA + a + μc; -> MR; μc := 0; goto 14;

Same as most addition. However, the Machine register's contents replace the current  
contents of the μ register. This provides the correct carry bit.

ADCB  
[IMM (13)]

MR -> μR;  
BA := BA + a + μc; -> MR; μc := 0; goto 14;

ADDA  
[IMM (04)]

AA := AA + a + μc; -> MR; μc := 0; goto 14;

ADDB  
[IMM (09)]  

BA := BA + a + μc; -> MR; μc := 0; goto 14;

ANDA  

AA := band(AA,a); -> MR; μc := 0; goto 14;
[IMM (87)]
[DIR (88)]
[INDIR (89)]
[EXT (8A)]
[INDX (8B)]

**AND**

BA := band(BA,a); -> MR; μc := 0; goto 14;

[IMM (8C)]
[DIR (8D)]
[INDIR (8E)]
[EXT (8F)]
[INDX (90)]

**ASL/LSL**

μc := 0;

a := lshift (a); -> MR; μc := 0; goto **;

[DIR (A7)]
[INDIR (A8)]
[EXT (A9)]
[INDX (AA)]

Left shift operand replacing LSB with 0.

**ASLA/LSLA**

μc := 0;

AA := lshift (AA); -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

[INH (AB)]

**ASLB/LSLB**

μc := 0;

BA := lshift (BA); -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

[INH (AC)]

**ASR**

μc := 0;

a := arshift (a); -> MR; μc := 0; goto 14;

[DIR (AD)]
[INDIR (AE)]
[EXT (AF)]
[INDX (B0)]

Right shift operand while maintaining sign.

**ASRA**

μc := 0;

AA := arshift (AA); -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

[INH (B1)]

**ASRB**

μc := 0;

BA := arshift (BA); -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

[INH (B2)]

**BCC/BHS**

uc := 1; if Mc then goto (1);
\[ \text{REL (CB)} \]
\[
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

If test is true, then simply increment PC and move to the next instruction. Otherwise, add offset to PC and continue.

**BCS/BLO**
\[
\mu_c := 1; \text{if} \sim \text{Mc then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

**BEQ**
\[
\mu_c := 1; \text{if} \sim \text{Mz then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

**BGE**
\[
\mu_c := 1; \text{if} (\text{Mn} (+) \text{Mv}) \text{then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

**BGT**
\[
\mu_c := 1; \text{if} (\text{Mn} (+) \text{Mv}) + \text{Mz} \text{then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

**BHI**
\[
\mu_c := 1; \text{if} (\text{Mz} || \text{Mc}) \text{then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c = 0; \text{goto 14;}
\]

**BITA**
\[
Y := \text{band (AA\text{a}); } \rightarrow \text{MR; } \mu_c := 0; \text{goto 14;}
\]

**BITB**
\[
Y := \text{band (BA\text{a}); } \rightarrow \text{MR; } \mu_c := 0; \text{goto 14;}
\]

**BLE**
\[
\mu_c := 1; \text{if} (\sim \text{Mz} && (\text{Mv} \cdot \text{Mn})) \text{then goto (1)}; \\
\text{PC} := \text{PC} + a + \mu_c; \mu_c = 0; \\
(1) \text{PC} := \text{PC} + 1 + \mu_c; \mu_c := 0; \text{goto 14;}
\]

Binary AND without storing the result. \(Y\) means that the RAM memory in the 2903 has not been enabled.
BLS
[REL (D2)]
\[\mu_c := 1; \text{ if } \neg Mz \& \& \neg Mc \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BLT
[REL (D3)]
\[\mu_c := 1; \text{ if } (Mn \cdot Mv) \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BMI
[REL (D4)]
\[\mu_c := 1; \text{ if } \neg Mn \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BNE
[REL (D5)]
\[\mu_c := 1; \text{ if } (Mz) \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BPL
[REL (D6)]
\[\mu_c := 1; \text{ if } (Mn) \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BRA
[REL (D7)]
\[\mu_c := 1; \]
PC := PC + a + \mu_c; \mu_c = 0;
PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BVC
[REL (D8)]
\[\mu_c := 1; \text{ if } (Mv) \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 1 + \mu_c; \mu_c := 0; goto 14;

BVS
[REL (D9)]
\[\mu_c := 1; \text{ if } \neg Mv \text{ then goto } (1); \]
PC := PC + a + \mu_c; \mu_c = 0;
(1) PC := PC + 2 + \mu_c; \mu_c := 0; goto 14;

CBA
[INH (18)]
\[\mu_c := 1; \]
PC := PC + 1 + \mu_c; \mu_c := 1;
c := AA - BA -1 + \mu_c; \rightarrow MR; \mu_c := 0; goto 14;

CLC
[INH (E2)]
\[\mu_c := 1; Mnd; Mvd; Mzd; \]
PC := PC + 1 + \mu_c; \text{Clr MR};
\mu_c := 0; Mne; Mve; Mze; goto 14;

Clear the machine register's carry bit by disabling everything but the carry and clearing the machine register.

CLR
[DIR (57)]
\[\mu_c := 0; \]
a := 0 + \mu_c; \rightarrow MR; \mu_c := 0; goto **;
Set the interrupt mask by placing the data on the data bus, then signalling the 2914 to read it. In this case, the data is zero. No interrupts enabled.

CMPA

\[
\mu c := 1; \\
Y := AA - a - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{ goto 14;}
\]

Subtract the operand from the accumulator and do not store the result.

CMPB

\[
\mu c := 1; \\
Y := BA - a - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{ goto 14;}
\]
Perform the 1's complement of the operand and replace it with the new value.

**COMA**
([INH (9F)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ AA := \neg AA + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**COMB**
([INH (A0)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ BA := \neg a + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**CPX**
([IMM (23)])
([DIR (24)])
([INDIR (25)])
([EXT (26)])
([INDX (27)])

\[ c := X - a - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DEC**
([DIR (2B)])
([INDIR (2C)])
([EXT (2D)])
([INDX (2E)])

\[ a := a - 0 - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DECA**
([INH (28)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ AA := AA - 0 - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DECB**
([INH (29)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ BA := BA - 0 - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DECS**
([INH (2F)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ SP := SP - 0 - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DECX**
([INH (30)])

\[ \mu c := 1; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \]
\[ X := X - 0 - 1 + \mu c; \rightarrow MR; \mu c := 0; \text{goto 14}; \]

**DSI**
([INH (E6)])

\[ \mu c := 1; \]
\[ IRQE := 0; \]
\[ PC := PC + 1 + \mu c; \mu c := 0; \text{goto 14}; \]

Disable the interrupts through a command to the 2914.

**ENI**

\[ \mu c := 1; \]
\[ IRQE := 1; \]
Enable the interrupts through a command to the 2914.

EORA

\[ \mu_c := 1; \]
\[ PC := PC + 1 + \mu_c; \mu_c := 0; \]
\[ AA := AA (+) a; \rightarrow MR; \mu_c := 0; \text{goto 14}; \]

EORB

\[ \mu_c := 1; \]
\[ PC := PC + 1 + \mu_c; \mu_c := 0; \]
\[ BA := BA (+) a; \rightarrow MR; \mu_c := 0; \text{goto 14}; \]

IDIV

\[ \mu_c := 0; \]
\[ b := 15 - 1 - 1 + \mu_c; \mu_c := 0; \]
\[ a := BA + \mu_c; \mu_c := 0; \]
if \( \mu_z \) then (9); \( Q := AA + \mu_c; \mu_c := 0; \)
if \( \neg \mu_n \) then goto (1); \( a := 0 + \mu_c; \mu_c := 0; \)
\[ a := a - 0 - 1 + \mu_c; \mu_c := 0; \]
(1) \( Q := \text{Ishift}(Q); a := \text{Ishift}(a); \)
\[ \text{Divide1}(a,BA); \]
(2) \( \text{Divide}(a,BA); \mu_c := 0; \rightarrow MR; \)
\[ b := b - 0 - 1 + \mu_c; \]
if \( \neg \mu_z \) then goto (2); \( MR \rightarrow \mu_R; \)
\[ \text{DivCor}(a,BA); \mu_c := 0; \rightarrow MR; \]
\[ Y := a + \mu_c; \]
if \( \mu_z \) then goto (3); \( Y := \text{band}(a,AA); \mu_c := 1; \)
if \( \neg \mu_n \) then goto (4); \( Y := BA - a - 1 + \mu_c; \mu_c := 0; \)
if \( \mu_z \) then goto (5); \( Y := BA + a + \mu_c; \mu_c := 0; \)
if \( \mu_z \) then goto (6); \( Y := Q + \mu_c; \mu_c := 1; \)
(3) \( AA := Q - 0 - 1 + \mu_c; \text{goto (9)}; \rightarrow MR; \)
(4) \( Y := \text{bor}(a,AA); \mu_c := 1; \)
if \( \neg \mu_n \) then goto (3); \( b := Q - 0 - 1 + \mu_c; \)
if \( \mu_n \) then goto (8); \( \mu_c := 0; \)
(7) \( a := a + BA + \mu_c; \mu_c := 0; \)
\[ Q := Q - 0 - 1 + \mu_c; \mu_c := 1; \text{goto (3)} \]
(5) \( b := Q + \mu_c; \)
(6) if \( \mu_n \) then goto (7); \( \mu_c := 0; \)
(8) \( a := a - BA - 1 + \mu_c; \mu_c := 0; \)
\[ a := a + 1 + \mu_c; \mu_c := 0; \]
\[ Q := Q + 1 + \mu_c; \text{goto (3)}; \]
(9) \( \mu_c := 1; \)
\[ PC := PC + 1 + \mu_c; \mu_c := 0; \text{goto 14}; \]

Perform the division by using the capabilities of the 2903 instructions. If the division is not even, i.e. the remainder is not zero, the remainder and the quotient must be "corrected". The rest of the routine makes sure that the sign of the quotient and remainder are correct.
INC
(DIR (34))
(INDIR (35))
(EXT (36))
(INDX (37))

INCA
(INH (31))

INCB
(INH (32))

INCS
(INH (38))

INCX
(INH (39))

JMP
(INDIR (DB))
(EXT (DC))

JSR
(INDIR (DD))
(EXT (DE))

LDA
(IMM (5D))
(DIR (5E))
(INDIR (5F))
(EXT (60))
(INDX (61))

LDB
(IMM (62))
(DIR (63))
(INDIR (64))
(EXT (65))
(INDX (66))

**a := a + 1 + μc; -> MR; μc := 0; **;**

μc := 0;
AA := AA + 1 + μc; -> MR; μc := 1;
PC := PC + 1 + μc; μc := 0; goto 14;

μc := 0;
BA := BA + 1 + μc; -> MR; μc := 1;
PC := PC + 1 + μc; μc := 0; goto 14;

μc := 0;
SP := SP + 1 + μc; -> MR; μc := 1;
PC := PC + 1 + μc; μc := 0; goto 14;

μc := 0;
X := X + 1 + μc; -> MR; μc := 1;
PC := PC + 1 + μc; μc := 0; goto 14;

PC := a; goto 14;

MBR := ~PC + μc;
MAR := ~SP + μc; μc := 0; wr;
SP := SP - 1 - 1 + μc; μc := 0; wr;
PC := a + μc; μc := 0; goto 14;

AA := a + μc; μc := 0; -> MR; goto 14;

BA := a + μc; μc := 0; -> MR; goto 14;
The multiply instruction is very easy since the 2903 does all of the mathematics. The routine merely places the operands into the first scratch registers and performs the 2's complement multiply routine on them 15 times. The 2's complement last cycle correction is necessary to ensure that the sign is correct.
NEG
[DIR (3D)]
[INDIR (3E)]
[EXT (3F)]
[INDX (40)]

μc := 1;

a := 0 - a - 1 + μc; -> MR; μc := 0; goto 14

NEGA
[INH (3A)]

μc := 1;

AA := 0 - AA - 1 + μc; -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

NEGB
[INH (3B)]

μc := 1;

BA := 0 - BA - 1 + μc; -> MR; μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

NOP
[INH (01)]

μc := 1;

PC := PC + 1 + μc; μc := 0; goto 14;

ORA
[INH (A3)]

μc := 1;

PC := PC + 1 + μc; μc := 0;

AA := bor (AA,a); -> MR; μc := 0; goto 14;

ORB
[INH (A4)]

μc := 1;

PC := PC + 1 + μc; μc := 0;

BA := bor (BA,a); -> MR; μc := 0; goto 14;

PSHA
[INH (71)]

μc := 1;

PC := PC + 1 + μc; μc := 0;

MAR := ~SP + μc; μc := 0;

MBR := ~AA + μc; μc := 0; wr;

SP := SP - 1 - 1 + μc; μc := 0; wr; goto 14;

PSHB
[INH (72)]

μc := 1;

PC := PC + 1 + μc; μc := 0;

MAR := ~SP + μc; μc := 0;

MBR := ~BA + μc; μc := 0; wr;

SP := SP - 1 - 1 + μc; μc := 0; wr; goto 14;

PSHX
[INH (73)]

μc := 1;

PC := PC + 1 + μc; μc := 0;

MAR := ~SP + μc; μc := 0;

MBR := ~X + μc; μc := 0; wr;

SP := SP - 1 - 1 + μc; μc := 0; wr; goto 14;

PULA
[INH (74)]

μc := 1;

SP := SP + 1 + μc;
MAR := ~SP + µc; µc := 1; rd;
PC := PC + 1 + µc; µc := 0; rd;
AA := ~MBR + µc; µc := 0; goto 14;

PULB  [INH (75)]
μc := 1;
SP := SP + 1 + µc;
MAR := ~SP + µc; µc := 1; rd;
PC := PC + 1 + µc; µc := 0; rd;
BA := ~MBR + µc; µc := 0; goto 14;

PULX  [INH (76)]
μc := 1;
SP := SP + 1 + µc;
MAR := ~SP + µc; µc := 1; rd;
PC := PC + 1 + µc; µc := 0; rd;
X := ~MBR + µc; µc := 0; goto 14;

ROL  [DIR (BF)]
[INDIR (C0)]
[EXT (C1)]
[INDEX (C2)]
MR -> μR;
a := lrtc (a); -> MR; µc := 0; goto **

ROLA  [INH (C3)]
MR -> μR;
AA := lrtc (AA); -> MR; µc := 1;
PC := PC + 1 + µc; µc := 0; goto 14;

ROLB  [INH (C4)]
MR -> μR;
BA := lrtc (BA); -> MR; µc := 1;
PC := PC + 1 + µc; µc := 0; goto 14;

ROR  [DIR (C5)]
[INDIR (C6)]
[EXT (C7)]
[INDEX (C8)]
MR -> μR;
a := rrtc (a); -> MR; µc := 0; goto **;

ROLA  [INH (C9)]
MR -> μR;
AA := rrtc (AA); -> MR; µc := 1;
PC := PC + 1 + µc; µc := 0; goto 14;

ROLB  [INH (CA)]
MR -> μR;
BA := rrtc (BA); -> MR; µc := 1;
PC := PC + 1 + µc; µc := 0; goto 14;

RTI  [INH (DF)]
μc := 1;
SP := SP + 1 + µc; µc := 0;
The return from interrupt replaces all active registers with values retrieved from the stack. This includes the CCR and the PC. Program execution resumes at the point it was interrupted.
PC := PC + 1 + μc; μc := 1;
X := X - BA - 1 + μc; -> MR; μc := 0; goto 14;

μc := 1; Mnd; Mvd; Mzd;
PC := PC + 1 + μc; Set MR;
μc := 0; Mne; Mve; Mze; goto 14;

μc := 1; Mnd; Mcd; Mzd;
PC := PC + 1 + μc; Set MR;
μc := 0; Mne; Mce; Mze; goto 14;

μc := 0; en;
MBR := band (MBR,bmask); μc := 1;
RMSK; μc := 1;
PC := PC + 1 + μc; μc := 0; goto 14;

μc := 0;
a := AA + μc; -> MR; μc := 0; goto 14;

μc := 0;
a := BA + μc; -> MR; μc := 0; goto **;

μc := 0;
a := X + μc; -> MR; μc := 0; goto **

μc := 1;
AA := AA - a - 1 + μc; -> MR; μc := 0; goto 14;

μc := 1;
BA := BA - a - 1 + μc; -> MR; μc := 0; goto 14;
The test routine performs several mathemetic operations, then checks the available RAM. This routine will take some time. Since every RAM location must be read and written twice
This routine places all of the active registers on the stack, just as if an interrupt had been acknowledged. The routine then waits for an interrupt. When an interrupt occurs, the routine disables interrupts, loads the interrupt service routine location, and jumps to the fetch routine.
MICROCODE - SUMMARY

Multiplication and Division:

Two of the largest microprogram sections deal with multiplication and division. The 2903 is capable of performing both of these arithmetic functions, so this code takes advantage of the extra operands available. The code, while convoluted, does follow the necessary format to produce signed multiplication/division.

Addition and Subtraction with Overflow Halt:

To implement overflow halt, a programmer must test for the overflow bit being set after an arithmetic instruction. This can be done with the BVS command which can branch to an overflow service routine if the overflow is set.

Floating Point Addition and Subtraction:

Although floating point numbers are not supported in microcode, a macroprogrammer can easily implement addition and subtraction with a routine that would check for the smaller, signed exponent, then rotate the mantissa of that number right while adding 1 to the exponent until both exponents are equal, then adding or subtracting the mantissas. The direct memory access commands like INC and ASR would make implementation of such a macroprogram simple.

Diagnostics:

The macroinstruction TEST allows the user to test the ALU and RAM to see if all functions are working properly. If the ALU fails, the Data bus will hold the working contents of the ALU. If the RAM fails, the data bus will hold the location of the bad RAM. This data could easily be displayed to the user through the LED module discussed in the hardware specifications.
Conclusion

The design presented in this report meets all criteria designated in the project description. There were no real problems to report, and the following is a discussion of the details of the design.

Communications Bus:
There are three bus structures present in this design. A 16-bit data bus for data communication between the microprocessor and peripherals, a 16-bit address bus to specify memory/peripherals, and a 6-line control bus containing the IRQ, the NMI, two clock lines, and the external memory lines (enable and R/W'). Each bus has sufficient room for additional peripherals.

Microprocessor Module:
The microprocessor designed is a 16-bit machine (64K memory map) with a fairly broad instruction set. The microprocessor is capable of most arithmetic functions, including integer multiply and divide. In addition, with the available commands for memory shifts and rotates, a programmer could easily write code for floating point addition and subtraction. The processor uses available RAM for stack operations using an internal, user accessible, stack pointer.
RAM Module:
The RAM module specifically designed for this project uses a 6164 static RAM with decoding to address the first 8K of memory ($0000 - $3FFF). The RAM uses a buffer to interface with the data bus to provide sufficient drive. This same module design could be used to provide additional RAM at another location in memory.

EPROM Module:
The EPROM module specifically designed for this project uses a 2764 EPROM with decoding to address the last 8K of memory ($C000 - $FFFF). The EPROM uses a buffer to interface with the data bus to provide sufficient drive. This same module design could be used to provide additional EPROMs at another location in memory.

Note: All memory access requires that the programmer point to the even byte of an address to pull in a word of data, i.e. EVEN:ODD is valid, ODD:EVEN is not valid.

I/O Instructions:
Since all I/O is memory referenced, the decode process allows I/O devices to either transmit or receive data from the microprocessor. It must also be noted that since this memory referencing is inherent, the above requirement for memory access applies to an I/O module as well.
I/O Modules:
Several different I/O modules were designed, including ADC and DAC modules as well as drivers for LED's and inputs for switches. A UART interface was also designed to provide the microprocessor with a method of transmitting and receiving serial data. The SSR module will allow the microprocessor to interface with solid-state relays with optoisolators present to provide signal isolation. An additional input-output port was also added to allow for user-specific applications.

Software Design:
The instruction set chosen for this design is similar to the Motorola 6800 series of commands, with several additional commands to interface with the design specific devices present. The microprocessor instruction set supports integer mathematics, including multiplication and division. The floating point operations would be left up to the macroprogrammer, although the shift and rotate memory locations commands would make this task a simple one. The addition and subtraction with overflow halt could be implemented by branching to a service routine when the overflow flag is set after a mathematic instruction.

The diagnostic routine available to the user is a command that will allow the user to test the ALU and RAM memory that is known to be present in the memory map. The instruction is performed like any other macro instruction and does not affect condition flags. If a problem is present in the ALU, the instruction will place the
working data on the data bus and stop all processing. If a bad RAM location is found, the command will place the address of the bad location on the data bus, and stop all processing.

We feel confident that this design is viable, although more time would be beneficial in providing accurate calculations for timing and loading.

If this project were to be repeated, there would be several modifications. A separate bus would probably be added specifically for I/O and a bus transceiver used to interface the I/O bus with the data bus. A serial peripheral interface would also be added to enable the microprocessor to synchronously communicate with a set of peripherals.

In the software, several commands would probably be added to the interrupt structure to allow bit setting and clearing of the mask bits, as well as a way to read the current mask. The addressing decode scheme for macro commands would also be changed to allow the operand to be loaded by a generic addressing microroutine before passing the operand to a generic implementation routine. This would greatly reduce the amount of code in the command prom and would probably leave room for additional commands.


